倒装芯片设计的单层差分组路由

2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) Pub Date : 2016-04-25 DOI:10.1109/VLSI-DAT.2016.7482548

I-Jye Lin, Ming Yang, Kai-Shun Hu

{"title":"倒装芯片设计的单层差分组路由","authors":"I-Jye Lin, Ming Yang, Kai-Shun Hu","doi":"10.1109/VLSI-DAT.2016.7482548","DOIUrl":null,"url":null,"abstract":"This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.","PeriodicalId":380961,"journal":{"name":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Single layer differential group routing for flip-chip designs\",\"authors\":\"I-Jye Lin, Ming Yang, Kai-Shun Hu\",\"doi\":\"10.1109/VLSI-DAT.2016.7482548\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.\",\"PeriodicalId\":380961,\"journal\":{\"name\":\"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2016.7482548\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2016.7482548","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一个用于差分组模式匹配RDL路由的入口(合并点)查找器。条目查找器包括一个快速路由检查器，它可以过滤掉不可路由的合并点，以减少周转时间。此外，本文还提出了一种可控制的代价函数，利用不同的归并点来衡量每个路由结果的路由质量。因此，最好的合并点和路由解决方案可以很容易地确定。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Single layer differential group routing for flip-chip designs

This work proposed an entry (merge point) finder for differential group pattern match RDL routing. The entry finder includes a quick routability checker, which can filter out the unroutable merge points to reduce the turnaround time. Besides, this work also proposed a controllable cost function to measure the routing quality of each routing result using different merge points. Thus, the best merge point and routing solution can be easily identified.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)

自引率

0.00%

发文量