一种确定单双栅无结晶体管耗尽宽度的方法

Kaushik Chandra Deva Sarma, Santanu Sharma
{"title":"一种确定单双栅无结晶体管耗尽宽度的方法","authors":"Kaushik Chandra Deva Sarma, Santanu Sharma","doi":"10.1109/EDCAV.2015.7060550","DOIUrl":null,"url":null,"abstract":"This paper presents a method for determining the depletion width of single and double gate Junction Less transistor. By solving 1D Poisson's equation the depletion width expression is obtained. The variation of depletion width for both n-channel and p-channel device with doping concentration, gate voltage, drain to source voltage and dielectric constant of gate dielectric are shown.","PeriodicalId":277103,"journal":{"name":"2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV)","volume":"109 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A method for determination of depletion width of single and double gate junction less transistor\",\"authors\":\"Kaushik Chandra Deva Sarma, Santanu Sharma\",\"doi\":\"10.1109/EDCAV.2015.7060550\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a method for determining the depletion width of single and double gate Junction Less transistor. By solving 1D Poisson's equation the depletion width expression is obtained. The variation of depletion width for both n-channel and p-channel device with doping concentration, gate voltage, drain to source voltage and dielectric constant of gate dielectric are shown.\",\"PeriodicalId\":277103,\"journal\":{\"name\":\"2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV)\",\"volume\":\"109 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDCAV.2015.7060550\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDCAV.2015.7060550","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种确定单双栅无结晶体管耗尽宽度的方法。通过求解一维泊松方程,得到了耗竭宽度表达式。给出了n沟道和p沟道器件耗尽宽度随掺杂浓度、栅极电压、漏极源电压和栅极介电常数的变化规律。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A method for determination of depletion width of single and double gate junction less transistor
This paper presents a method for determining the depletion width of single and double gate Junction Less transistor. By solving 1D Poisson's equation the depletion width expression is obtained. The variation of depletion width for both n-channel and p-channel device with doping concentration, gate voltage, drain to source voltage and dielectric constant of gate dielectric are shown.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信