Dimitry Solet, Jean-Luc Béchennec, M. Briday, S. Faucou, S. Pillement
{"title":"RTOS内核的硬件运行时验证:使用故障注入的评估","authors":"Dimitry Solet, Jean-Luc Béchennec, M. Briday, S. Faucou, S. Pillement","doi":"10.1109/EDCC.2018.00016","DOIUrl":null,"url":null,"abstract":"Nowadays complete systems can be built on a System-on-a-Programmable-Chip that integrates a microcontroller and a FPGA fabric into a single chip. Beside its traditional use to implement hardware accelerators, the FPGA can be used to monitor the software running on the microcontroller with a very small overhead. In this work, we investigate the case of monitoring safety properties. We have synthesized a runtime verification system to verify a part of the behavior of a real-time operating system. The paper presents the coverage provided by this approach with regards to transient hardware faults. The evaluation is based on an ISA-level fault injection campaign.","PeriodicalId":129399,"journal":{"name":"2018 14th European Dependable Computing Conference (EDCC)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Hardware Runtime Verification of a RTOS Kernel: Evaluation Using Fault Injection\",\"authors\":\"Dimitry Solet, Jean-Luc Béchennec, M. Briday, S. Faucou, S. Pillement\",\"doi\":\"10.1109/EDCC.2018.00016\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Nowadays complete systems can be built on a System-on-a-Programmable-Chip that integrates a microcontroller and a FPGA fabric into a single chip. Beside its traditional use to implement hardware accelerators, the FPGA can be used to monitor the software running on the microcontroller with a very small overhead. In this work, we investigate the case of monitoring safety properties. We have synthesized a runtime verification system to verify a part of the behavior of a real-time operating system. The paper presents the coverage provided by this approach with regards to transient hardware faults. The evaluation is based on an ISA-level fault injection campaign.\",\"PeriodicalId\":129399,\"journal\":{\"name\":\"2018 14th European Dependable Computing Conference (EDCC)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 14th European Dependable Computing Conference (EDCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDCC.2018.00016\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 14th European Dependable Computing Conference (EDCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDCC.2018.00016","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hardware Runtime Verification of a RTOS Kernel: Evaluation Using Fault Injection
Nowadays complete systems can be built on a System-on-a-Programmable-Chip that integrates a microcontroller and a FPGA fabric into a single chip. Beside its traditional use to implement hardware accelerators, the FPGA can be used to monitor the software running on the microcontroller with a very small overhead. In this work, we investigate the case of monitoring safety properties. We have synthesized a runtime verification system to verify a part of the behavior of a real-time operating system. The paper presents the coverage provided by this approach with regards to transient hardware faults. The evaluation is based on an ISA-level fault injection campaign.