纳瓦0.3 V无电阻肖特基二极管电源基准电压

V. RenatoCampana, H. Klimach, S. Bampi
{"title":"纳瓦0.3 V无电阻肖特基二极管电源基准电压","authors":"V. RenatoCampana, H. Klimach, S. Bampi","doi":"10.1109/LASCAS.2016.7451038","DOIUrl":null,"url":null,"abstract":"The analysis and design of a resistorless sub-bandgap voltage reference using Schottky diode and Low-V<sub>To</sub> transistors is presented herein. The circuit is self-biased and works in the nano-ampere consumption range, achieving full operation at 0.3 V of supply voltage. The design is validated through post-layout simulations including process variability analysis, for a commercial 130 nm CMOS process. A voltage reference of 102.8 mV is reached under V<sub>DD</sub> = 1.2V and 92.5 mV for V<sub>DD</sub> = 0.3V, with a temperature coefficient (TC) of 215.7 ppm/°C and 216 ppm/°C, respectively using curvature correction to improve the TC in the range from -40° C to 120° C. The current consumption is 212 nA with V<sub>DD</sub> = 1.2V at 27°C, and the chip area is 0.0068 mm<sup>2</sup>.","PeriodicalId":129875,"journal":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Nano-watt 0.3 V supply resistorless voltage reference with Schottky diode\",\"authors\":\"V. RenatoCampana, H. Klimach, S. Bampi\",\"doi\":\"10.1109/LASCAS.2016.7451038\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The analysis and design of a resistorless sub-bandgap voltage reference using Schottky diode and Low-V<sub>To</sub> transistors is presented herein. The circuit is self-biased and works in the nano-ampere consumption range, achieving full operation at 0.3 V of supply voltage. The design is validated through post-layout simulations including process variability analysis, for a commercial 130 nm CMOS process. A voltage reference of 102.8 mV is reached under V<sub>DD</sub> = 1.2V and 92.5 mV for V<sub>DD</sub> = 0.3V, with a temperature coefficient (TC) of 215.7 ppm/°C and 216 ppm/°C, respectively using curvature correction to improve the TC in the range from -40° C to 120° C. The current consumption is 212 nA with V<sub>DD</sub> = 1.2V at 27°C, and the chip area is 0.0068 mm<sup>2</sup>.\",\"PeriodicalId\":129875,\"journal\":{\"name\":\"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LASCAS.2016.7451038\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LASCAS.2016.7451038","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文分析和设计了一种基于肖特基二极管和低电压晶体管的无电阻亚带隙基准电压。电路是自偏置的,工作在纳米安培的消耗范围内,在0.3 V的电源电压下实现完全工作。该设计通过布局后仿真验证,包括工艺变异性分析,用于商用130纳米CMOS工艺。在VDD = 1.2V和VDD = 0.3V时,电压基准分别为102.8 mV和92.5 mV,温度系数(TC)分别为215.7 ppm/°C和216 ppm/°C,在-40°C至120°C范围内采用曲率校正提高TC, 27°C时VDD = 1.2V的电流消耗为212 nA,芯片面积为0.0068 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Nano-watt 0.3 V supply resistorless voltage reference with Schottky diode
The analysis and design of a resistorless sub-bandgap voltage reference using Schottky diode and Low-VTo transistors is presented herein. The circuit is self-biased and works in the nano-ampere consumption range, achieving full operation at 0.3 V of supply voltage. The design is validated through post-layout simulations including process variability analysis, for a commercial 130 nm CMOS process. A voltage reference of 102.8 mV is reached under VDD = 1.2V and 92.5 mV for VDD = 0.3V, with a temperature coefficient (TC) of 215.7 ppm/°C and 216 ppm/°C, respectively using curvature correction to improve the TC in the range from -40° C to 120° C. The current consumption is 212 nA with VDD = 1.2V at 27°C, and the chip area is 0.0068 mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信