F. Udrea, S.S.M. Chan, J. Thomson, S. Keller, G. Amaratunga, A. Millington, P. Waind, D. Crees
{"title":"基于沟槽技术的新一代绝缘栅双极晶体管的研制","authors":"F. Udrea, S.S.M. Chan, J. Thomson, S. Keller, G. Amaratunga, A. Millington, P. Waind, D. Crees","doi":"10.1109/ESSDERC.1997.194476","DOIUrl":null,"url":null,"abstract":"This paper presents preliminary results towards developing the next generation of Insulated Gate Bipolar Transistors for high voltage applications. Technological issues such as the trench profile, the gate oxide quality, the trench inversion layer mobility and lay-out design are discussed. Optimization of 1.8 kV Trench IGBTs using extensive numerical simulations and physical analysis is carried out. New termination techniques are proposed.","PeriodicalId":424167,"journal":{"name":"27th European Solid-State Device Research Conference","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Development of the Next Generation of Insulated Gate Bipolar Tranistors based on Trench Technology\",\"authors\":\"F. Udrea, S.S.M. Chan, J. Thomson, S. Keller, G. Amaratunga, A. Millington, P. Waind, D. Crees\",\"doi\":\"10.1109/ESSDERC.1997.194476\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents preliminary results towards developing the next generation of Insulated Gate Bipolar Transistors for high voltage applications. Technological issues such as the trench profile, the gate oxide quality, the trench inversion layer mobility and lay-out design are discussed. Optimization of 1.8 kV Trench IGBTs using extensive numerical simulations and physical analysis is carried out. New termination techniques are proposed.\",\"PeriodicalId\":424167,\"journal\":{\"name\":\"27th European Solid-State Device Research Conference\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-09-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"27th European Solid-State Device Research Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSDERC.1997.194476\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"27th European Solid-State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.1997.194476","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Development of the Next Generation of Insulated Gate Bipolar Tranistors based on Trench Technology
This paper presents preliminary results towards developing the next generation of Insulated Gate Bipolar Transistors for high voltage applications. Technological issues such as the trench profile, the gate oxide quality, the trench inversion layer mobility and lay-out design are discussed. Optimization of 1.8 kV Trench IGBTs using extensive numerical simulations and physical analysis is carried out. New termination techniques are proposed.