一种新的PWM逆变器死区最小化算法

Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370) Pub Date : 1999-10-03 DOI:10.1109/IAS.1999.798757

Jung-Soo Choi, Ji-Yong Yoo, Seung-won Lim, Young-Seok Kim

{"title":"一种新的PWM逆变器死区最小化算法","authors":"Jung-Soo Choi, Ji-Yong Yoo, Seung-won Lim, Young-Seok Kim","doi":"10.1109/IAS.1999.798757","DOIUrl":null,"url":null,"abstract":"The dead time in PWM inverters is generally used to avoid the short circuit of the DC source. Even though the dead time is chosen to be just a few microseconds, the adverse effects of that on an entire cycle of the inverter output voltage cause serious problems such as waveform distortion and voltage drop. In this paper, a novel dead time minimization algorithm is proposed for improving the inverter output performance. The proposed algorithm consists of forbidding unnecessary triggers for the inverter switches that are not turned on although the gate drive signal is triggered. The validity of the proposed method is verified by comparing the simulation and experimental results with those of the conventional methods. It is concluded from the results that the proposed algorithm can reduce the output current harmonics and the number of inverter switchings.","PeriodicalId":125787,"journal":{"name":"Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"60","resultStr":"{\"title\":\"A novel dead time minimization algorithm of the PWM inverter\",\"authors\":\"Jung-Soo Choi, Ji-Yong Yoo, Seung-won Lim, Young-Seok Kim\",\"doi\":\"10.1109/IAS.1999.798757\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The dead time in PWM inverters is generally used to avoid the short circuit of the DC source. Even though the dead time is chosen to be just a few microseconds, the adverse effects of that on an entire cycle of the inverter output voltage cause serious problems such as waveform distortion and voltage drop. In this paper, a novel dead time minimization algorithm is proposed for improving the inverter output performance. The proposed algorithm consists of forbidding unnecessary triggers for the inverter switches that are not turned on although the gate drive signal is triggered. The validity of the proposed method is verified by comparing the simulation and experimental results with those of the conventional methods. It is concluded from the results that the proposed algorithm can reduce the output current harmonics and the number of inverter switchings.\",\"PeriodicalId\":125787,\"journal\":{\"name\":\"Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-10-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"60\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IAS.1999.798757\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IAS.1999.798757","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 60

摘要

PWM逆变器的死区时间一般用来防止直流电源短路。即使死区时间被选择为几微秒，它对逆变器输出电压整个周期的不利影响也会导致波形失真和电压下降等严重问题。为了提高逆变器的输出性能，本文提出了一种新的最小化死区时间算法。所提出的算法包括禁止对栅极驱动信号被触发但未打开的逆变器开关进行不必要的触发。通过与传统方法的仿真和实验结果对比，验证了该方法的有效性。结果表明，该算法能有效地减少输出电流谐波，减少逆变器的开关次数。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A novel dead time minimization algorithm of the PWM inverter

The dead time in PWM inverters is generally used to avoid the short circuit of the DC source. Even though the dead time is chosen to be just a few microseconds, the adverse effects of that on an entire cycle of the inverter output voltage cause serious problems such as waveform distortion and voltage drop. In this paper, a novel dead time minimization algorithm is proposed for improving the inverter output performance. The proposed algorithm consists of forbidding unnecessary triggers for the inverter switches that are not turned on although the gate drive signal is triggered. The validity of the proposed method is verified by comparing the simulation and experimental results with those of the conventional methods. It is concluded from the results that the proposed algorithm can reduce the output current harmonics and the number of inverter switchings.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370)

自引率

0.00%

发文量