多核处理器平衡域分解方法的并行实现

2010 International Conference on Broadband, Wireless Computing, Communication and Applications Pub Date : 2010-11-04 DOI:10.1109/BWCCA.2010.48

M. Ogino, H. Kawai, R. Shioya, S. Yoshimura

{"title":"多核处理器平衡域分解方法的并行实现","authors":"M. Ogino, H. Kawai, R. Shioya, S. Yoshimura","doi":"10.1109/BWCCA.2010.48","DOIUrl":null,"url":null,"abstract":"To improve the total performance of a PC cluster or a supercomputer with multi-core scalar CPU, not only parallel efficiency among computational nodes or CPUs, but also efficient utilization of processor cores of CPU are becoming more important than ever before. In this paper, we implement the BDD method by three kinds of programming styles to evaluate parallel performance on a multi-core CPU node. We demonstrate some numerical examples using a multi-core CPU. Especially, by changing the design from memory access intensive approach to matrix storage-free one, the parallel performance is improved.","PeriodicalId":196401,"journal":{"name":"2010 International Conference on Broadband, Wireless Computing, Communication and Applications","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Parallel Implementation of a Balancing Domain Decomposition Method for Multi-core Processors\",\"authors\":\"M. Ogino, H. Kawai, R. Shioya, S. Yoshimura\",\"doi\":\"10.1109/BWCCA.2010.48\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To improve the total performance of a PC cluster or a supercomputer with multi-core scalar CPU, not only parallel efficiency among computational nodes or CPUs, but also efficient utilization of processor cores of CPU are becoming more important than ever before. In this paper, we implement the BDD method by three kinds of programming styles to evaluate parallel performance on a multi-core CPU node. We demonstrate some numerical examples using a multi-core CPU. Especially, by changing the design from memory access intensive approach to matrix storage-free one, the parallel performance is improved.\",\"PeriodicalId\":196401,\"journal\":{\"name\":\"2010 International Conference on Broadband, Wireless Computing, Communication and Applications\",\"volume\":\"54 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International Conference on Broadband, Wireless Computing, Communication and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BWCCA.2010.48\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Conference on Broadband, Wireless Computing, Communication and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BWCCA.2010.48","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

为了提高PC集群或多核标量CPU的超级计算机的总体性能，不仅需要计算节点或CPU之间的并行效率，而且需要有效利用CPU的处理器核。在本文中，我们通过三种编程风格实现了BDD方法来评估多核CPU节点上的并行性能。我们使用多核CPU演示了一些数值示例。特别是，通过将内存访问密集型设计转变为矩阵无存储设计，提高了并行性能。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Parallel Implementation of a Balancing Domain Decomposition Method for Multi-core Processors

To improve the total performance of a PC cluster or a supercomputer with multi-core scalar CPU, not only parallel efficiency among computational nodes or CPUs, but also efficient utilization of processor cores of CPU are becoming more important than ever before. In this paper, we implement the BDD method by three kinds of programming styles to evaluate parallel performance on a multi-core CPU node. We demonstrate some numerical examples using a multi-core CPU. Especially, by changing the design from memory access intensive approach to matrix storage-free one, the parallel performance is improved.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 International Conference on Broadband, Wireless Computing, Communication and Applications

自引率

0.00%

发文量