二进制决策图(BDD)光学加法器的设计

2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014) Pub Date : 2014-08-01 DOI:10.1109/ICAETR.2014.7012834

T. Bhuvaneswari, Lim Way Soong, A. Singh, V. Prasad

{"title":"二进制决策图(BDD)光学加法器的设计","authors":"T. Bhuvaneswari, Lim Way Soong, A. Singh, V. Prasad","doi":"10.1109/ICAETR.2014.7012834","DOIUrl":null,"url":null,"abstract":"In this paper a new design technique for 4-bit carry look ahead optical adder based on binary decision diagram (BDD) has been proposed. This technique can be used for the design of higher order bits. Performance analysis is carried out for longest and shortest path lengths in terms of power attenuation. In this paper, the threshold value of output power to interpret as logic 1 or logic 0 are also determined.","PeriodicalId":196504,"journal":{"name":"2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of binary decision diagram (BDD) optical adder\",\"authors\":\"T. Bhuvaneswari, Lim Way Soong, A. Singh, V. Prasad\",\"doi\":\"10.1109/ICAETR.2014.7012834\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a new design technique for 4-bit carry look ahead optical adder based on binary decision diagram (BDD) has been proposed. This technique can be used for the design of higher order bits. Performance analysis is carried out for longest and shortest path lengths in terms of power attenuation. In this paper, the threshold value of output power to interpret as logic 1 or logic 0 are also determined.\",\"PeriodicalId\":196504,\"journal\":{\"name\":\"2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICAETR.2014.7012834\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAETR.2014.7012834","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种基于二进制决策图(BDD)的4位进位前瞻式光学加法器的新设计方法。该技术可用于高阶位的设计。从功率衰减的角度对最长和最短路径长度进行了性能分析。本文还确定了输出功率解释为逻辑1或逻辑0的阈值。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design of binary decision diagram (BDD) optical adder

In this paper a new design technique for 4-bit carry look ahead optical adder based on binary decision diagram (BDD) has been proposed. This technique can be used for the design of higher order bits. Performance analysis is carried out for longest and shortest path lengths in terms of power attenuation. In this paper, the threshold value of output power to interpret as logic 1 or logic 0 are also determined.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)

自引率

0.00%

发文量