一种用于目标跟踪快速训练的1096fps硬件架构

Yun Lv, Huiyu Mo, Leibo Liu, S. Yin, Shaojun Wei, Wenping Zhu, Qiang Li
{"title":"一种用于目标跟踪快速训练的1096fps硬件架构","authors":"Yun Lv, Huiyu Mo, Leibo Liu, S. Yin, Shaojun Wei, Wenping Zhu, Qiang Li","doi":"10.1109/ICCSN.2019.8905251","DOIUrl":null,"url":null,"abstract":"In recent years, Discriminative Correlation Filter based methods have significantly outperformed the state-of-the art in tracking accuracy. However, the high-complexity training process makes it hard for the tracking task to keep both high accuracy and speed. In this work, the training algorithm is optimized to significantly reduce its computation with acceptable accuracy loss. Then a dedicated hardware is designed to further accelerate the training process with high accuracy. First, time constraints are released to turn serial module into parallel module; Second, the symmetry and sparsity of regularization filter kernel is utilized to reduce 80% computation of regularization convolution; Third, the computation of inner product module in training is reduced by turning complex numbers calculations into real and imaginary numbers calculations respectively. In conclusion, about 24.19% computation of training process is reduced and 4.30% parallel processing time is saved to get a 1.32x hardware resources improvement and 1.05x speedup than the original process. The simulation results show that the throughput of this hardware achieves 1096fps at 250 MHz, which is especially suitable for tracking tasks with high speed and accuracy requirement.","PeriodicalId":330766,"journal":{"name":"2019 IEEE 11th International Conference on Communication Software and Networks (ICCSN)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 1096fps Hardware Architecture for Fast Training in Object Tracking\",\"authors\":\"Yun Lv, Huiyu Mo, Leibo Liu, S. Yin, Shaojun Wei, Wenping Zhu, Qiang Li\",\"doi\":\"10.1109/ICCSN.2019.8905251\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In recent years, Discriminative Correlation Filter based methods have significantly outperformed the state-of-the art in tracking accuracy. However, the high-complexity training process makes it hard for the tracking task to keep both high accuracy and speed. In this work, the training algorithm is optimized to significantly reduce its computation with acceptable accuracy loss. Then a dedicated hardware is designed to further accelerate the training process with high accuracy. First, time constraints are released to turn serial module into parallel module; Second, the symmetry and sparsity of regularization filter kernel is utilized to reduce 80% computation of regularization convolution; Third, the computation of inner product module in training is reduced by turning complex numbers calculations into real and imaginary numbers calculations respectively. In conclusion, about 24.19% computation of training process is reduced and 4.30% parallel processing time is saved to get a 1.32x hardware resources improvement and 1.05x speedup than the original process. The simulation results show that the throughput of this hardware achieves 1096fps at 250 MHz, which is especially suitable for tracking tasks with high speed and accuracy requirement.\",\"PeriodicalId\":330766,\"journal\":{\"name\":\"2019 IEEE 11th International Conference on Communication Software and Networks (ICCSN)\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 11th International Conference on Communication Software and Networks (ICCSN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCSN.2019.8905251\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 11th International Conference on Communication Software and Networks (ICCSN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCSN.2019.8905251","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

近年来,基于判别相关滤波器的跟踪方法在跟踪精度方面明显优于现有方法。然而,训练过程的高度复杂性使得跟踪任务难以同时保持较高的准确性和速度。在这项工作中,对训练算法进行了优化,在可接受的精度损失下显著减少了训练算法的计算量。然后设计了专用硬件,以进一步加快训练过程,提高训练精度。首先,解除时间约束,将串行模块转换为并行模块;其次,利用正则化滤波核的对称性和稀疏性,使正则化卷积的计算量减少80%;第三,通过将复数计算分别转化为实数和虚数计算,减少训练中内积模块的计算量。综上所述,训练过程的计算量减少了24.19%,并行处理时间节省了4.30%,硬件资源比原过程提高了1.32倍,速度提高了1.05倍。仿真结果表明,该硬件在250 MHz时的吞吐量达到1096fps,特别适合于对速度和精度要求较高的跟踪任务。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 1096fps Hardware Architecture for Fast Training in Object Tracking
In recent years, Discriminative Correlation Filter based methods have significantly outperformed the state-of-the art in tracking accuracy. However, the high-complexity training process makes it hard for the tracking task to keep both high accuracy and speed. In this work, the training algorithm is optimized to significantly reduce its computation with acceptable accuracy loss. Then a dedicated hardware is designed to further accelerate the training process with high accuracy. First, time constraints are released to turn serial module into parallel module; Second, the symmetry and sparsity of regularization filter kernel is utilized to reduce 80% computation of regularization convolution; Third, the computation of inner product module in training is reduced by turning complex numbers calculations into real and imaginary numbers calculations respectively. In conclusion, about 24.19% computation of training process is reduced and 4.30% parallel processing time is saved to get a 1.32x hardware resources improvement and 1.05x speedup than the original process. The simulation results show that the throughput of this hardware achieves 1096fps at 250 MHz, which is especially suitable for tracking tasks with high speed and accuracy requirement.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信