I. López, R. Sanz, F. Moreno, R. Salvador, J. Alarcón
{"title":"从认知架构到硬件:基于fpga的低成本设计经验","authors":"I. López, R. Sanz, F. Moreno, R. Salvador, J. Alarcón","doi":"10.1109/WISP.2007.4447567","DOIUrl":null,"url":null,"abstract":"This paper describes an experiment to implement a high-level, cognitive architecture on limited resources, namely, an altera cyclone/cyclone-II FPGA. It is part of a broader line of research investigating methods of scaling high-level, cognitive or \"intelligent\" architectures into limited resources, for building embedded systems. An artificial vision system for traffic signal detection has been implemented with neural networks, according to the principles of a BB1/AIS blackboard architecture. Different scaling techniques and reductions have been carried out for embedding the system into an FPGA. The paper offers a description of the architectural design and hardware implementation results. A discussion of modularity, possible enhancements and tradeoffs is carried out throughout the paper.","PeriodicalId":164902,"journal":{"name":"2007 IEEE International Symposium on Intelligent Signal Processing","volume":"119 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"From Cognitive Architectures to Hardware: A Low Cost FPGA-Based Design Experience\",\"authors\":\"I. López, R. Sanz, F. Moreno, R. Salvador, J. Alarcón\",\"doi\":\"10.1109/WISP.2007.4447567\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes an experiment to implement a high-level, cognitive architecture on limited resources, namely, an altera cyclone/cyclone-II FPGA. It is part of a broader line of research investigating methods of scaling high-level, cognitive or \\\"intelligent\\\" architectures into limited resources, for building embedded systems. An artificial vision system for traffic signal detection has been implemented with neural networks, according to the principles of a BB1/AIS blackboard architecture. Different scaling techniques and reductions have been carried out for embedding the system into an FPGA. The paper offers a description of the architectural design and hardware implementation results. A discussion of modularity, possible enhancements and tradeoffs is carried out throughout the paper.\",\"PeriodicalId\":164902,\"journal\":{\"name\":\"2007 IEEE International Symposium on Intelligent Signal Processing\",\"volume\":\"119 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE International Symposium on Intelligent Signal Processing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WISP.2007.4447567\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE International Symposium on Intelligent Signal Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WISP.2007.4447567","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
摘要
本文描述了在有限资源上实现高级认知架构的实验,即altera cyclone/cyclone- ii FPGA。这是一个更广泛的研究领域的一部分,研究如何将高级、认知或“智能”架构扩展到有限的资源中,以构建嵌入式系统。根据BB1/AIS黑板结构的原理,利用神经网络实现了交通信号检测的人工视觉系统。为了将系统嵌入到FPGA中,采用了不同的缩放技术和减小方法。文中给出了系统的结构设计和硬件实现结果。本文对模块化、可能的增强和权衡进行了讨论。
From Cognitive Architectures to Hardware: A Low Cost FPGA-Based Design Experience
This paper describes an experiment to implement a high-level, cognitive architecture on limited resources, namely, an altera cyclone/cyclone-II FPGA. It is part of a broader line of research investigating methods of scaling high-level, cognitive or "intelligent" architectures into limited resources, for building embedded systems. An artificial vision system for traffic signal detection has been implemented with neural networks, according to the principles of a BB1/AIS blackboard architecture. Different scaling techniques and reductions have been carried out for embedding the system into an FPGA. The paper offers a description of the architectural design and hardware implementation results. A discussion of modularity, possible enhancements and tradeoffs is carried out throughout the paper.