一款自校准103 db信噪比立体声音频DAC，具有45纳米CMOS的真gnd -d类耳机驱动器

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI:10.1109/SOCDC.2010.5682904

Yong-Hee Lee, Chun-Kyun Seok, Bong-Joo Kim, Seung-Bin You, Wang-Seup Yeum, Hojin Park, Byeong-ha Park

{"title":"一款自校准103 db信噪比立体声音频DAC，具有45纳米CMOS的真gnd -d类耳机驱动器","authors":"Yong-Hee Lee, Chun-Kyun Seok, Bong-Joo Kim, Seung-Bin You, Wang-Seup Yeum, Hojin Park, Byeong-ha Park","doi":"10.1109/SOCDC.2010.5682904","DOIUrl":null,"url":null,"abstract":"A stereo audio DAC with ground-centered class-D headphone drivers is fully integrated in a 45nm CMOS technology. A built-in self-calibration is proposed to minimize DC offset voltage causing static power dissipation. The asymmetric averaging PWM is also applied to improve linearity and suppress switching noise and loss. The measured SNR and DR are 103dB and 98dB, respectively.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"33 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A self-calibration 103-dB SNR stereo audio DAC with true-GND class-D headphone drivers in 45nm CMOS\",\"authors\":\"Yong-Hee Lee, Chun-Kyun Seok, Bong-Joo Kim, Seung-Bin You, Wang-Seup Yeum, Hojin Park, Byeong-ha Park\",\"doi\":\"10.1109/SOCDC.2010.5682904\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A stereo audio DAC with ground-centered class-D headphone drivers is fully integrated in a 45nm CMOS technology. A built-in self-calibration is proposed to minimize DC offset voltage causing static power dissipation. The asymmetric averaging PWM is also applied to improve linearity and suppress switching noise and loss. The measured SNR and DR are 103dB and 98dB, respectively.\",\"PeriodicalId\":380183,\"journal\":{\"name\":\"2010 International SoC Design Conference\",\"volume\":\"33 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International SoC Design Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCDC.2010.5682904\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2010.5682904","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

立体声音频DAC与地心d类耳机驱动器完全集成在45纳米CMOS技术。提出了一种内置自校准，以尽量减少直流偏置电压引起的静态功耗。非对称平均PWM也用于改善线性度和抑制开关噪声和损耗。测得的信噪比和DR分别为103dB和98dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A self-calibration 103-dB SNR stereo audio DAC with true-GND class-D headphone drivers in 45nm CMOS

A stereo audio DAC with ground-centered class-D headphone drivers is fully integrated in a 45nm CMOS technology. A built-in self-calibration is proposed to minimize DC offset voltage causing static power dissipation. The asymmetric averaging PWM is also applied to improve linearity and suppress switching noise and loss. The measured SNR and DR are 103dB and 98dB, respectively.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 International SoC Design Conference

自引率

0.00%

发文量