Current sensor and test processor design for integration of logic and IDDQ testing of CMOS ICs

This paper presents an approach to integrate logic and IDDQ testing which are crucial in verifying the functionality and improving the reliability of CMOS ICs. Work presented in this paper involves the design of an off-chip current sensor and a compatible test processor for the aforementioned purpose. The sensor is an analog circuit and the test processor is a digital ASIC. The performance of both the sensor and the test processor has been verified through computer simulation. Fault simulation results show that reasonable numbers of test vectors generated by the scheme used in this work are able to detect all detectable stuck-at faults in some ISCAS'85 benchmark circuits.