Khurram Muhammad, D. Leipold, Bogdan Staszewski, Y. Ho, C. Hung, K. Maggio, C. Fernando, T. Jung, J. Wallberg, Jinseok Koh, S. John, I. Deng, O. Moreira, R. Staszewski, Ran Katz, O. Friedman
{"title":"一个0.13/spl mu/m数字CMOS工艺的离散时间蓝牙接收器","authors":"Khurram Muhammad, D. Leipold, Bogdan Staszewski, Y. Ho, C. Hung, K. Maggio, C. Fernando, T. Jung, J. Wallberg, Jinseok Koh, S. John, I. Deng, O. Moreira, R. Staszewski, Ran Katz, O. Friedman","doi":"10.1109/ISSCC.2004.1332697","DOIUrl":null,"url":null,"abstract":"A discrete-time receiver architecture for a wireless application is presented. Analog signal processing concepts are used to directly sample the RF input at Nyquist rate. Maximum receiver sensitivity is -83dBm and the chip consumes a total of 41mA from a 1.575V internally regulated supply. The receiver is implemented in a 0.13/spl mu/m digital CMOS process.","PeriodicalId":273317,"journal":{"name":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","volume":"27 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"118","resultStr":"{\"title\":\"A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process\",\"authors\":\"Khurram Muhammad, D. Leipold, Bogdan Staszewski, Y. Ho, C. Hung, K. Maggio, C. Fernando, T. Jung, J. Wallberg, Jinseok Koh, S. John, I. Deng, O. Moreira, R. Staszewski, Ran Katz, O. Friedman\",\"doi\":\"10.1109/ISSCC.2004.1332697\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A discrete-time receiver architecture for a wireless application is presented. Analog signal processing concepts are used to directly sample the RF input at Nyquist rate. Maximum receiver sensitivity is -83dBm and the chip consumes a total of 41mA from a 1.575V internally regulated supply. The receiver is implemented in a 0.13/spl mu/m digital CMOS process.\",\"PeriodicalId\":273317,\"journal\":{\"name\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"volume\":\"27 3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"118\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2004.1332697\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2004.1332697","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process
A discrete-time receiver architecture for a wireless application is presented. Analog signal processing concepts are used to directly sample the RF input at Nyquist rate. Maximum receiver sensitivity is -83dBm and the chip consumes a total of 41mA from a 1.575V internally regulated supply. The receiver is implemented in a 0.13/spl mu/m digital CMOS process.