协同设计流导向SER分析的实际应用

2012 IEEE 18th International On-Line Testing Symposium (IOLTS) Pub Date : 2012-06-27 DOI:10.1109/IOLTS.2012.6313839

M. Vilchis, R. Venkatraman, Enrico Costenaro, D. Alexandrescu

{"title":"协同设计流导向SER分析的实际应用","authors":"M. Vilchis, R. Venkatraman, Enrico Costenaro, D. Alexandrescu","doi":"10.1109/IOLTS.2012.6313839","DOIUrl":null,"url":null,"abstract":"We present a methodology that investigates SEEs in complex SOCs. The analysis integrates tightly with the design flow and provides static and dynamic de-rating algorithms. This approach is in good agreement with alpha testing results obtained from a 40nm CMOS testchip with sixty-four independently controlled/selectable Advanced Encryption Standard (AES) based processing element (PE) blocks.","PeriodicalId":246222,"journal":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","volume":"147 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A real-case application of a synergetic design-flow-oriented SER analysis\",\"authors\":\"M. Vilchis, R. Venkatraman, Enrico Costenaro, D. Alexandrescu\",\"doi\":\"10.1109/IOLTS.2012.6313839\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a methodology that investigates SEEs in complex SOCs. The analysis integrates tightly with the design flow and provides static and dynamic de-rating algorithms. This approach is in good agreement with alpha testing results obtained from a 40nm CMOS testchip with sixty-four independently controlled/selectable Advanced Encryption Standard (AES) based processing element (PE) blocks.\",\"PeriodicalId\":246222,\"journal\":{\"name\":\"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)\",\"volume\":\"147 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IOLTS.2012.6313839\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IOLTS.2012.6313839","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

我们提出了一种研究复杂soc中see的方法。该分析与设计流程紧密集成，并提供静态和动态降级算法。该方法与使用64个独立控制/可选择的基于高级加密标准(AES)的处理元件(PE)块的40nm CMOS测试芯片获得的alpha测试结果非常一致。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A real-case application of a synergetic design-flow-oriented SER analysis

We present a methodology that investigates SEEs in complex SOCs. The analysis integrates tightly with the design flow and provides static and dynamic de-rating algorithms. This approach is in good agreement with alpha testing results obtained from a 40nm CMOS testchip with sixty-four independently controlled/selectable Advanced Encryption Standard (AES) based processing element (PE) blocks.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE 18th International On-Line Testing Symposium (IOLTS)

自引率

0.00%

发文量