UNUM:构建多核PowerPC微架构的修补匠玩具方法

VLSI design (Print) Pub Date : 2006-01-03 DOI:10.1109/VLSID.2006.164

Arvind

{"title":"UNUM:构建多核PowerPC微架构的修补匠玩具方法","authors":"Arvind","doi":"10.1109/VLSID.2006.164","DOIUrl":null,"url":null,"abstract":"Summary form only for tutorial. The goal of the UNUM project is to show that it is possible to synthesize many different PowerPC models (both existing and new variants) quickly by using a library of microarchitectural IP blocks. The IP blocks and modules that we are developing include instruction decoder, branch predictor, speculative execution structures, ALUs, LI and L2 cache structures, and cache-coherence engines. This project in addition to providing PowerPC gateware for others to use, will shed light on how IP blocks should be written to be easily modifiable and reusable.","PeriodicalId":382435,"journal":{"name":"VLSI design (Print)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2006-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"UNUM: A Tinker-Toy Approach to Building Multicore PowerPC Microarchitectures\",\"authors\":\"Arvind\",\"doi\":\"10.1109/VLSID.2006.164\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only for tutorial. The goal of the UNUM project is to show that it is possible to synthesize many different PowerPC models (both existing and new variants) quickly by using a library of microarchitectural IP blocks. The IP blocks and modules that we are developing include instruction decoder, branch predictor, speculative execution structures, ALUs, LI and L2 cache structures, and cache-coherence engines. This project in addition to providing PowerPC gateware for others to use, will shed light on how IP blocks should be written to be easily modifiable and reusable.\",\"PeriodicalId\":382435,\"journal\":{\"name\":\"VLSI design (Print)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI design (Print)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSID.2006.164\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI design (Print)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSID.2006.164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

仅供教程使用的摘要表单。UNUM项目的目标是展示通过使用微架构IP块库快速合成许多不同的PowerPC模型(包括现有的和新的变体)是可能的。我们正在开发的IP块和模块包括指令解码器、分支预测器、推测执行结构、alu、LI和L2缓存结构以及缓存一致性引擎。这个项目除了提供供其他人使用的PowerPC网关软件之外，还将阐明如何编写IP块，使其易于修改和重用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

UNUM: A Tinker-Toy Approach to Building Multicore PowerPC Microarchitectures

Summary form only for tutorial. The goal of the UNUM project is to show that it is possible to synthesize many different PowerPC models (both existing and new variants) quickly by using a library of microarchitectural IP blocks. The IP blocks and modules that we are developing include instruction decoder, branch predictor, speculative execution structures, ALUs, LI and L2 cache structures, and cache-coherence engines. This project in addition to providing PowerPC gateware for others to use, will shed light on how IP blocks should be written to be easily modifiable and reusable.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

VLSI design (Print)

自引率

0.00%

发文量