基于极值检测的H.264/AVC帧内快速预测算法的VLSI设计

Chen-Hsien Miao, Chih-Peng Fan
{"title":"基于极值检测的H.264/AVC帧内快速预测算法的VLSI设计","authors":"Chen-Hsien Miao, Chih-Peng Fan","doi":"10.1109/ICICS.2013.6782829","DOIUrl":null,"url":null,"abstract":"In this paper, an efficient fast algorithm called Boundary-aided Extreme Value Detection (BEVD) is applied to predict the best direction mode, excluding the DC mode, for H.264/AVC fast intra-mode decision. The BEVD-based two-step edge detection can predict luma-4×4, luma-16×16, and chroma-8×8 modes effectively. Simulation results show that the proposed BEVD method reduces encoding time by 63 %, and requires a bit-rate increase of approximately 1.7 %, and a decrease in peak signal-to-noise ratio (PSNR) by approximately 0.06 dB in CIF sequences, compared with the H.264/AVC JM 14.2 software. The proposed BEVD processor includes the memory unit, the system controller, and the BEVD core module. With TSMC 0.18 μm CMOS process, the proposed BEVD processor requires 16.4 K gates and performs the maximum operational frequency up to 71 MHz, and can be applied to the real-time HD format video encoding.","PeriodicalId":184544,"journal":{"name":"2013 9th International Conference on Information, Communications & Signal Processing","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"VLSI design of Extreme Value Detection based fast algorithm for H.264/AVC intra prediction\",\"authors\":\"Chen-Hsien Miao, Chih-Peng Fan\",\"doi\":\"10.1109/ICICS.2013.6782829\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an efficient fast algorithm called Boundary-aided Extreme Value Detection (BEVD) is applied to predict the best direction mode, excluding the DC mode, for H.264/AVC fast intra-mode decision. The BEVD-based two-step edge detection can predict luma-4×4, luma-16×16, and chroma-8×8 modes effectively. Simulation results show that the proposed BEVD method reduces encoding time by 63 %, and requires a bit-rate increase of approximately 1.7 %, and a decrease in peak signal-to-noise ratio (PSNR) by approximately 0.06 dB in CIF sequences, compared with the H.264/AVC JM 14.2 software. The proposed BEVD processor includes the memory unit, the system controller, and the BEVD core module. With TSMC 0.18 μm CMOS process, the proposed BEVD processor requires 16.4 K gates and performs the maximum operational frequency up to 71 MHz, and can be applied to the real-time HD format video encoding.\",\"PeriodicalId\":184544,\"journal\":{\"name\":\"2013 9th International Conference on Information, Communications & Signal Processing\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 9th International Conference on Information, Communications & Signal Processing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICS.2013.6782829\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 9th International Conference on Information, Communications & Signal Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICS.2013.6782829","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文采用边界辅助极值检测(BEVD)算法预测H.264/AVC快速模内决策中除DC模式外的最佳方向模式。基于bevd的两步边缘检测可以有效地预测luma-4×4、luma-16×16和chroma-8×8模式。仿真结果表明,与H.264/AVC JM 14.2软件相比,所提出的BEVD方法在CIF序列中编码时间缩短63%,码率提高约1.7%,峰值信噪比降低约0.06 dB。所提出的BEVD处理器包括存储单元、系统控制器和BEVD核心模块。该BEVD处理器采用台积电0.18 μm CMOS工艺,需要16.4 K栅极,最大工作频率高达71 MHz,可用于实时高清格式视频编码。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
VLSI design of Extreme Value Detection based fast algorithm for H.264/AVC intra prediction
In this paper, an efficient fast algorithm called Boundary-aided Extreme Value Detection (BEVD) is applied to predict the best direction mode, excluding the DC mode, for H.264/AVC fast intra-mode decision. The BEVD-based two-step edge detection can predict luma-4×4, luma-16×16, and chroma-8×8 modes effectively. Simulation results show that the proposed BEVD method reduces encoding time by 63 %, and requires a bit-rate increase of approximately 1.7 %, and a decrease in peak signal-to-noise ratio (PSNR) by approximately 0.06 dB in CIF sequences, compared with the H.264/AVC JM 14.2 software. The proposed BEVD processor includes the memory unit, the system controller, and the BEVD core module. With TSMC 0.18 μm CMOS process, the proposed BEVD processor requires 16.4 K gates and performs the maximum operational frequency up to 71 MHz, and can be applied to the real-time HD format video encoding.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信