一种用于航空电子应用的高性能通用处理元件

M. S. Russell, J. C. Hansen, L.J. Merboth
{"title":"一种用于航空电子应用的高性能通用处理元件","authors":"M. S. Russell, J. C. Hansen, L.J. Merboth","doi":"10.1109/NAECON.1991.165738","DOIUrl":null,"url":null,"abstract":"The Unisys/AT&T General Purpose Processing Element (GPPE) module is described. The GPPE, which is based upon next-generation reduced instruction set computer (RISC) microprocessor technology, combines the 32-b instruction set architecture (ISA) and 33-MHz operation. Using a commercial ISA and open architecture results in the most cost-effective, full-featured, militarized design available on a single-width SEM-E module. Other GPPE features include a multilayer data security mechanism and extensive features to protect classified data. The 6 Mbytes of SRAM and 512 kbytes of EEPROM available on the GPPE are consistent with large RISC addressing spaces and real-time operating system requirements. Support of the Joint Integrated Avionics Working Group two-level maintenance concepts is provided.<<ETX>>","PeriodicalId":247766,"journal":{"name":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","volume":"140 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A high performance general purpose processing element for avionic applications\",\"authors\":\"M. S. Russell, J. C. Hansen, L.J. Merboth\",\"doi\":\"10.1109/NAECON.1991.165738\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Unisys/AT&T General Purpose Processing Element (GPPE) module is described. The GPPE, which is based upon next-generation reduced instruction set computer (RISC) microprocessor technology, combines the 32-b instruction set architecture (ISA) and 33-MHz operation. Using a commercial ISA and open architecture results in the most cost-effective, full-featured, militarized design available on a single-width SEM-E module. Other GPPE features include a multilayer data security mechanism and extensive features to protect classified data. The 6 Mbytes of SRAM and 512 kbytes of EEPROM available on the GPPE are consistent with large RISC addressing spaces and real-time operating system requirements. Support of the Joint Integrated Avionics Working Group two-level maintenance concepts is provided.<<ETX>>\",\"PeriodicalId\":247766,\"journal\":{\"name\":\"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991\",\"volume\":\"140 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-05-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAECON.1991.165738\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON.1991.165738","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了Unisys/AT&T通用处理元件(GPPE)模块。GPPE基于下一代精简指令集计算机(RISC)微处理器技术,结合了32b指令集架构(ISA)和33mhz操作。使用商业ISA和开放架构可以在单宽度SEM-E模块上实现最具成本效益、功能齐全、军事化的设计。GPPE的其他特性包括多层数据安全机制和保护机密数据的广泛特性。GPPE上可用的6mb SRAM和512kb EEPROM符合大型RISC寻址空间和实时操作系统要求。提供联合综合航空电子工作组两级维护概念的支持。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A high performance general purpose processing element for avionic applications
The Unisys/AT&T General Purpose Processing Element (GPPE) module is described. The GPPE, which is based upon next-generation reduced instruction set computer (RISC) microprocessor technology, combines the 32-b instruction set architecture (ISA) and 33-MHz operation. Using a commercial ISA and open architecture results in the most cost-effective, full-featured, militarized design available on a single-width SEM-E module. Other GPPE features include a multilayer data security mechanism and extensive features to protect classified data. The 6 Mbytes of SRAM and 512 kbytes of EEPROM available on the GPPE are consistent with large RISC addressing spaces and real-time operating system requirements. Support of the Joint Integrated Avionics Working Group two-level maintenance concepts is provided.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信