混合EMODL Ling添加

J. Grad, J. Stine
{"title":"混合EMODL Ling添加","authors":"J. Grad, J. Stine","doi":"10.1109/ACSSC.2002.1197052","DOIUrl":null,"url":null,"abstract":"Carry-lookahead adders have traditionally demonstrated that they are among the fastest adders available. By computing carry signals in parallel as much as possible the propagation delay of this type of adder is significantly reduced as opposed to carry propagation adders. Further algorithmic advancements have been proposed by Ling to use pseudo-carries, which are even faster to compute. For CMOS dynamic logic the EMODL adder has demonstrated that a 32-bit adder can be constructed with only 3 stages of logic and an unprecedented small hardware complexity. This paper presents a novel hybrid adder. By introducing Ling's algorithm into the EMODL adder, the critical path can be shortened with only a slight increase in hardware complexity.","PeriodicalId":284950,"journal":{"name":"Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.","volume":"606 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Hybrid EMODL Ling addition\",\"authors\":\"J. Grad, J. Stine\",\"doi\":\"10.1109/ACSSC.2002.1197052\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Carry-lookahead adders have traditionally demonstrated that they are among the fastest adders available. By computing carry signals in parallel as much as possible the propagation delay of this type of adder is significantly reduced as opposed to carry propagation adders. Further algorithmic advancements have been proposed by Ling to use pseudo-carries, which are even faster to compute. For CMOS dynamic logic the EMODL adder has demonstrated that a 32-bit adder can be constructed with only 3 stages of logic and an unprecedented small hardware complexity. This paper presents a novel hybrid adder. By introducing Ling's algorithm into the EMODL adder, the critical path can be shortened with only a slight increase in hardware complexity.\",\"PeriodicalId\":284950,\"journal\":{\"name\":\"Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.\",\"volume\":\"606 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACSSC.2002.1197052\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACSSC.2002.1197052","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

前瞻加法器传统上证明了它们是最快的加法器之一。通过尽可能并行地计算进位信号,与进位传播加法器相比,这种类型加法器的传播延迟显著减少。Ling提出了进一步的算法改进,使用伪进位,计算速度更快。对于CMOS动态逻辑,EMODL加法器已经证明了一个32位加法器可以只用3级逻辑和前所未有的小硬件复杂性来构建。本文提出了一种新型混合加法器。将Ling的算法引入到EMODL加法器中,可以缩短关键路径,而硬件复杂度仅略有增加。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Hybrid EMODL Ling addition
Carry-lookahead adders have traditionally demonstrated that they are among the fastest adders available. By computing carry signals in parallel as much as possible the propagation delay of this type of adder is significantly reduced as opposed to carry propagation adders. Further algorithmic advancements have been proposed by Ling to use pseudo-carries, which are even faster to compute. For CMOS dynamic logic the EMODL adder has demonstrated that a 32-bit adder can be constructed with only 3 stages of logic and an unprecedented small hardware complexity. This paper presents a novel hybrid adder. By introducing Ling's algorithm into the EMODL adder, the critical path can be shortened with only a slight increase in hardware complexity.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信