Kai-Uwe Müller, Alexander Stanitzki, R. Kokozinski
{"title":"基于47f2 /bit电荷共享的序列相关PUF的置换挑战","authors":"Kai-Uwe Müller, Alexander Stanitzki, R. Kokozinski","doi":"10.1109/COINS49042.2020.9191427","DOIUrl":null,"url":null,"abstract":"Small sensor and actor nodes are often excluded from security mechanisms because of the lack of performance for cryptographic applications or the lack of a non-volatile memory to store the secret keys for such applications. Physical Unclonable Functions (PUFs) provide a good way for a secure key storage, but are also not necessarily lightweight in terms of area and power consumption. A PUF concept based on a capacitor array is described, which uses the a passive charge sharing technique and is able to accept a high number of challenges as input. By using pair building, an 8-stage array is able to derive up to 20160 bits of key material with an area use of $47\\mathrm{F}^{2} /$bit in a 350nm CMOS technology.","PeriodicalId":350108,"journal":{"name":"2020 International Conference on Omni-layer Intelligent Systems (COINS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 47 F2/bit Charge-Sharing based Sequence-dependent PUF with a Permutative Challenge\",\"authors\":\"Kai-Uwe Müller, Alexander Stanitzki, R. Kokozinski\",\"doi\":\"10.1109/COINS49042.2020.9191427\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Small sensor and actor nodes are often excluded from security mechanisms because of the lack of performance for cryptographic applications or the lack of a non-volatile memory to store the secret keys for such applications. Physical Unclonable Functions (PUFs) provide a good way for a secure key storage, but are also not necessarily lightweight in terms of area and power consumption. A PUF concept based on a capacitor array is described, which uses the a passive charge sharing technique and is able to accept a high number of challenges as input. By using pair building, an 8-stage array is able to derive up to 20160 bits of key material with an area use of $47\\\\mathrm{F}^{2} /$bit in a 350nm CMOS technology.\",\"PeriodicalId\":350108,\"journal\":{\"name\":\"2020 International Conference on Omni-layer Intelligent Systems (COINS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 International Conference on Omni-layer Intelligent Systems (COINS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/COINS49042.2020.9191427\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Conference on Omni-layer Intelligent Systems (COINS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COINS49042.2020.9191427","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 47 F2/bit Charge-Sharing based Sequence-dependent PUF with a Permutative Challenge
Small sensor and actor nodes are often excluded from security mechanisms because of the lack of performance for cryptographic applications or the lack of a non-volatile memory to store the secret keys for such applications. Physical Unclonable Functions (PUFs) provide a good way for a secure key storage, but are also not necessarily lightweight in terms of area and power consumption. A PUF concept based on a capacitor array is described, which uses the a passive charge sharing technique and is able to accept a high number of challenges as input. By using pair building, an 8-stage array is able to derive up to 20160 bits of key material with an area use of $47\mathrm{F}^{2} /$bit in a 350nm CMOS technology.