Richen Jiang, G. Adhikari, Yifei Sun, Dan Yao, R. Takahashi, Yuki Ozawa, N. Tsukiji, Haruo Kobayashi, Ryoji Shiota
{"title":"灰码输入DAC架构为干净的信号产生","authors":"Richen Jiang, G. Adhikari, Yifei Sun, Dan Yao, R. Takahashi, Yuki Ozawa, N. Tsukiji, Haruo Kobayashi, Ryoji Shiota","doi":"10.1109/ISPACS.2017.8266561","DOIUrl":null,"url":null,"abstract":"This paper describes digital-to-analog converter (DAC) architectures for clean signal generation used in such as arbitrary waveform generators (AWGs) as well as graphic displays; the clean signal is applied to analog/mixed-signal/RF devices for testing. We propose here three types of Gray-code input DAC architectures (current-steering, charge-mode and voltage-mode DACs) for glitch reduction. They use current/voltage switch matrixes realized by double-pole double-throw (dpdt) switches. For a binary-weighted DAC, glitches which are trigged by switching during conversion in a DAC system are serious problems in some applications. Gray code (reflected binary code) is a binary numeral system where two successive values differ in only one bit and conversion between binary-code and Gray-code can be easily realized by XOR circuits. SPICE simulation has been performed to prove their feasibility and ability of glitch reduction.","PeriodicalId":166414,"journal":{"name":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Gray-code input DAC architecture for clean signal generation\",\"authors\":\"Richen Jiang, G. Adhikari, Yifei Sun, Dan Yao, R. Takahashi, Yuki Ozawa, N. Tsukiji, Haruo Kobayashi, Ryoji Shiota\",\"doi\":\"10.1109/ISPACS.2017.8266561\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes digital-to-analog converter (DAC) architectures for clean signal generation used in such as arbitrary waveform generators (AWGs) as well as graphic displays; the clean signal is applied to analog/mixed-signal/RF devices for testing. We propose here three types of Gray-code input DAC architectures (current-steering, charge-mode and voltage-mode DACs) for glitch reduction. They use current/voltage switch matrixes realized by double-pole double-throw (dpdt) switches. For a binary-weighted DAC, glitches which are trigged by switching during conversion in a DAC system are serious problems in some applications. Gray code (reflected binary code) is a binary numeral system where two successive values differ in only one bit and conversion between binary-code and Gray-code can be easily realized by XOR circuits. SPICE simulation has been performed to prove their feasibility and ability of glitch reduction.\",\"PeriodicalId\":166414,\"journal\":{\"name\":\"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPACS.2017.8266561\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2017.8266561","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Gray-code input DAC architecture for clean signal generation
This paper describes digital-to-analog converter (DAC) architectures for clean signal generation used in such as arbitrary waveform generators (AWGs) as well as graphic displays; the clean signal is applied to analog/mixed-signal/RF devices for testing. We propose here three types of Gray-code input DAC architectures (current-steering, charge-mode and voltage-mode DACs) for glitch reduction. They use current/voltage switch matrixes realized by double-pole double-throw (dpdt) switches. For a binary-weighted DAC, glitches which are trigged by switching during conversion in a DAC system are serious problems in some applications. Gray code (reflected binary code) is a binary numeral system where two successive values differ in only one bit and conversion between binary-code and Gray-code can be easily realized by XOR circuits. SPICE simulation has been performed to prove their feasibility and ability of glitch reduction.