带UGCC补偿的低静态电流片外无电容LDO稳压器

2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) Pub Date : 2019-06-12 DOI:10.1109/EDSSC.2019.8754106

Peiju Liu, S. Huang, Q. Duan, Qian Zhu, Zhen Meng

{"title":"带UGCC补偿的低静态电流片外无电容LDO稳压器","authors":"Peiju Liu, S. Huang, Q. Duan, Qian Zhu, Zhen Meng","doi":"10.1109/EDSSC.2019.8754106","DOIUrl":null,"url":null,"abstract":"A low quiescent current off-chip capacitor-less low-dropout regulator (CL-LDO) for system on a chip applications is proposed in this study. An error amplifier with embedded unity gain compensation cell (UGCC) circuit is designed to improve both circuit stability and load transient performance. The proposed CL-LDO with a total quiescent current of $1.9~\\mu \\text{A}$ and a power supply range from 1.2 to 1.8 V achieves a stable 1 V output. The maximum overshoot voltage is less than 53.1 mV when a maximum current load is 100 mA. The proposed CL-LDO is fabricated in a $0.18~\\mu \\text{m}$ standard CMOS process. It occupies an active area of 0.094 mm2.","PeriodicalId":183887,"journal":{"name":"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Low-Quiescent Current Off-Chip Capacitor-less LDO Regulator with UGCC Compensation\",\"authors\":\"Peiju Liu, S. Huang, Q. Duan, Qian Zhu, Zhen Meng\",\"doi\":\"10.1109/EDSSC.2019.8754106\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low quiescent current off-chip capacitor-less low-dropout regulator (CL-LDO) for system on a chip applications is proposed in this study. An error amplifier with embedded unity gain compensation cell (UGCC) circuit is designed to improve both circuit stability and load transient performance. The proposed CL-LDO with a total quiescent current of $1.9~\\\\mu \\\\text{A}$ and a power supply range from 1.2 to 1.8 V achieves a stable 1 V output. The maximum overshoot voltage is less than 53.1 mV when a maximum current load is 100 mA. The proposed CL-LDO is fabricated in a $0.18~\\\\mu \\\\text{m}$ standard CMOS process. It occupies an active area of 0.094 mm2.\",\"PeriodicalId\":183887,\"journal\":{\"name\":\"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2019.8754106\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2019.8754106","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

提出了一种适用于片上系统的低静态电流片外无电容低差稳压器(CL-LDO)。为了提高电路的稳定性和负载的暂态性能，设计了一种嵌入单位增益补偿单元电路的误差放大器。所提出的CL-LDO的总静态电流为$1.9~\mu \text{a}$，电源范围为1.2 ~ 1.8 V，可实现稳定的1 V输出。负载最大电流为100ma时，最大过调电压小于53.1 mV。所提出的CL-LDO是在$0.18~\mu \text{m}$标准CMOS工艺中制备的。它占据0.094 mm2的活动面积。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Low-Quiescent Current Off-Chip Capacitor-less LDO Regulator with UGCC Compensation

A low quiescent current off-chip capacitor-less low-dropout regulator (CL-LDO) for system on a chip applications is proposed in this study. An error amplifier with embedded unity gain compensation cell (UGCC) circuit is designed to improve both circuit stability and load transient performance. The proposed CL-LDO with a total quiescent current of $1.9~\mu \text{A}$ and a power supply range from 1.2 to 1.8 V achieves a stable 1 V output. The maximum overshoot voltage is less than 53.1 mV when a maximum current load is 100 mA. The proposed CL-LDO is fabricated in a $0.18~\mu \text{m}$ standard CMOS process. It occupies an active area of 0.094 mm2.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)

自引率

0.00%

发文量