基于FPGA的神经形态处理器实时库计算系统

Y. Liao, Hongmei Li, Yalan Shen, Wenchang Li
{"title":"基于FPGA的神经形态处理器实时库计算系统","authors":"Y. Liao, Hongmei Li, Yalan Shen, Wenchang Li","doi":"10.1109/ACIRS.2018.8467252","DOIUrl":null,"url":null,"abstract":"In this paper, a real-time Field Programmable Gate Array (FPGA) implementation of the Echo State Network (ESN) architecture of Recurrent Neural Network (RNN) training has been presented, which computes the output weights of the particular Reservoir Computing (RC) architecture in FPGA in real-time. The proposed implementation is in strict conformance with the RC theory. The four parts of the ESN architecture, which are the input block, reservoir block, output block, and weight training block, were all constructed in FPGA. The training of the ESN was completed in real-time and its performance verified through implementation in Altera FPGA. The error rate is 8% in sinusoidal pattern recognition task, which showed that the proposed real-time FPGA implementation of the ESN can realize short-time memory and recognize various periodicities of input signals after training. The proposed method shows the massive parallel processing capability of the RC.","PeriodicalId":416122,"journal":{"name":"2018 3rd Asia-Pacific Conference on Intelligent Robot Systems (ACIRS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An FPGA Based Real Time Reservoir Computing System for Neuromorphic Processors\",\"authors\":\"Y. Liao, Hongmei Li, Yalan Shen, Wenchang Li\",\"doi\":\"10.1109/ACIRS.2018.8467252\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a real-time Field Programmable Gate Array (FPGA) implementation of the Echo State Network (ESN) architecture of Recurrent Neural Network (RNN) training has been presented, which computes the output weights of the particular Reservoir Computing (RC) architecture in FPGA in real-time. The proposed implementation is in strict conformance with the RC theory. The four parts of the ESN architecture, which are the input block, reservoir block, output block, and weight training block, were all constructed in FPGA. The training of the ESN was completed in real-time and its performance verified through implementation in Altera FPGA. The error rate is 8% in sinusoidal pattern recognition task, which showed that the proposed real-time FPGA implementation of the ESN can realize short-time memory and recognize various periodicities of input signals after training. The proposed method shows the massive parallel processing capability of the RC.\",\"PeriodicalId\":416122,\"journal\":{\"name\":\"2018 3rd Asia-Pacific Conference on Intelligent Robot Systems (ACIRS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 3rd Asia-Pacific Conference on Intelligent Robot Systems (ACIRS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACIRS.2018.8467252\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 3rd Asia-Pacific Conference on Intelligent Robot Systems (ACIRS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACIRS.2018.8467252","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种实现递归神经网络(RNN)训练回声状态网络(ESN)架构的实时现场可编程门阵列(FPGA),该阵列在FPGA中实时计算特定油藏计算(RC)架构的输出权值。所提出的实现严格符合RC理论。ESN体系结构的输入块、存储块、输出块和权值训练块四个部分均在FPGA中构建。实时完成了回声状态网络的训练,并通过Altera FPGA的实现验证了其性能。正弦模式识别任务的错误率为8%,表明本文提出的ESN实时FPGA实现可以实现短时记忆,并在训练后对输入信号的各种周期性进行识别。该方法显示了RC的大规模并行处理能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An FPGA Based Real Time Reservoir Computing System for Neuromorphic Processors
In this paper, a real-time Field Programmable Gate Array (FPGA) implementation of the Echo State Network (ESN) architecture of Recurrent Neural Network (RNN) training has been presented, which computes the output weights of the particular Reservoir Computing (RC) architecture in FPGA in real-time. The proposed implementation is in strict conformance with the RC theory. The four parts of the ESN architecture, which are the input block, reservoir block, output block, and weight training block, were all constructed in FPGA. The training of the ESN was completed in real-time and its performance verified through implementation in Altera FPGA. The error rate is 8% in sinusoidal pattern recognition task, which showed that the proposed real-time FPGA implementation of the ESN can realize short-time memory and recognize various periodicities of input signals after training. The proposed method shows the massive parallel processing capability of the RC.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信