Jonghae Kim, J. Plouchart, N. Zamdmer, M. Sherony, Liang-Hung Lu, Yue Tan, Meeyoung Yoon, K. Jenkins, Mahender Kumar, A. Ray, L. Wagner
{"title":"用于集成射频电路的SOI CMOS技术中的三维垂直平行板电容器","authors":"Jonghae Kim, J. Plouchart, N. Zamdmer, M. Sherony, Liang-Hung Lu, Yue Tan, Meeyoung Yoon, K. Jenkins, Mahender Kumar, A. Ray, L. Wagner","doi":"10.1109/VLSIC.2003.1221153","DOIUrl":null,"url":null,"abstract":"This paper presents high-Q and high-density 3-dimensional VPP (vertical parallel plate) capacitors fabricated in a 0.12 /spl mu/m SOI CMOS technology. An effective capacitance density of 1.76 fF//spl mu/m/sup 2/ is obtained. A quality-factor of 22 at 1 GHz is obtained for a 20 pF VPP capacitor. Also, a VPP capacitor model is proposed for the first time to design the VPP capacitor.","PeriodicalId":270304,"journal":{"name":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","volume":"87 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"35","resultStr":"{\"title\":\"3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits\",\"authors\":\"Jonghae Kim, J. Plouchart, N. Zamdmer, M. Sherony, Liang-Hung Lu, Yue Tan, Meeyoung Yoon, K. Jenkins, Mahender Kumar, A. Ray, L. Wagner\",\"doi\":\"10.1109/VLSIC.2003.1221153\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents high-Q and high-density 3-dimensional VPP (vertical parallel plate) capacitors fabricated in a 0.12 /spl mu/m SOI CMOS technology. An effective capacitance density of 1.76 fF//spl mu/m/sup 2/ is obtained. A quality-factor of 22 at 1 GHz is obtained for a 20 pF VPP capacitor. Also, a VPP capacitor model is proposed for the first time to design the VPP capacitor.\",\"PeriodicalId\":270304,\"journal\":{\"name\":\"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)\",\"volume\":\"87 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"35\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2003.1221153\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2003.1221153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 35
摘要
本文介绍了采用0.12 /spl mu/m SOI CMOS工艺制备的高q、高密度三维垂直平行板(VPP)电容器。有效电容密度为1.76 fF//spl mu/m/sup 2/。对于20pf VPP电容器,在1ghz时的质量因数为22。并首次提出了VPP电容模型,用于VPP电容的设计。
3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits
This paper presents high-Q and high-density 3-dimensional VPP (vertical parallel plate) capacitors fabricated in a 0.12 /spl mu/m SOI CMOS technology. An effective capacitance density of 1.76 fF//spl mu/m/sup 2/ is obtained. A quality-factor of 22 at 1 GHz is obtained for a 20 pF VPP capacitor. Also, a VPP capacitor model is proposed for the first time to design the VPP capacitor.