J. A. Hidalgo, J. C. Tejero, A. Daza, O. Oballe, A. Gago
{"title":"可编程数字助听器的微电子核心","authors":"J. A. Hidalgo, J. C. Tejero, A. Daza, O. Oballe, A. Gago","doi":"10.1109/ASPAA.1997.625577","DOIUrl":null,"url":null,"abstract":"We introduce a core for a digital hearing aid that compensates the signal spoken in sensorineural impaired listeners with object of improving their intelligibility. The technique implemented is based on a digital analysis/synthesis of speech: we divided the input signal into short time blocks then we make a multiband analysis, non-linear amplification and synthesis based in a sinusoidal model of the voice, according to the subject's dynamic range in each band. The system works in real time and has been implemented with only one ASIC in 1/spl mu/ ES2 technology including 3 RAM memories with a capacity of 2432 bits and one 16/spl times/16 multiplier. The size of the die is 30.59 mm/sup 2/.","PeriodicalId":347087,"journal":{"name":"Proceedings of 1997 Workshop on Applications of Signal Processing to Audio and Acoustics","volume":"310 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A microelectronic core for a programmable digital hearing aid\",\"authors\":\"J. A. Hidalgo, J. C. Tejero, A. Daza, O. Oballe, A. Gago\",\"doi\":\"10.1109/ASPAA.1997.625577\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We introduce a core for a digital hearing aid that compensates the signal spoken in sensorineural impaired listeners with object of improving their intelligibility. The technique implemented is based on a digital analysis/synthesis of speech: we divided the input signal into short time blocks then we make a multiband analysis, non-linear amplification and synthesis based in a sinusoidal model of the voice, according to the subject's dynamic range in each band. The system works in real time and has been implemented with only one ASIC in 1/spl mu/ ES2 technology including 3 RAM memories with a capacity of 2432 bits and one 16/spl times/16 multiplier. The size of the die is 30.59 mm/sup 2/.\",\"PeriodicalId\":347087,\"journal\":{\"name\":\"Proceedings of 1997 Workshop on Applications of Signal Processing to Audio and Acoustics\",\"volume\":\"310 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-10-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1997 Workshop on Applications of Signal Processing to Audio and Acoustics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASPAA.1997.625577\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1997 Workshop on Applications of Signal Processing to Audio and Acoustics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASPAA.1997.625577","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A microelectronic core for a programmable digital hearing aid
We introduce a core for a digital hearing aid that compensates the signal spoken in sensorineural impaired listeners with object of improving their intelligibility. The technique implemented is based on a digital analysis/synthesis of speech: we divided the input signal into short time blocks then we make a multiband analysis, non-linear amplification and synthesis based in a sinusoidal model of the voice, according to the subject's dynamic range in each band. The system works in real time and has been implemented with only one ASIC in 1/spl mu/ ES2 technology including 3 RAM memories with a capacity of 2432 bits and one 16/spl times/16 multiplier. The size of the die is 30.59 mm/sup 2/.