{"title":"k值数字结构在模拟电路基础上的线性逻辑综合","authors":"N. Prokopenko, N. I. Chernov, V. Yugai","doi":"10.1109/EWDTS.2014.7027070","DOIUrl":null,"url":null,"abstract":"The non-classical (linear) approach to the logic synthesis of k-valued elements of computer engineering is considered. The method and fundamental principles of building of the circuitry basis, different from traditional ones, are described. The new circuit solutions of k-valued logical gates are suggested.","PeriodicalId":272780,"journal":{"name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"The linear logic synthesis of k-valued digital structures in the analogous circuitry basis\",\"authors\":\"N. Prokopenko, N. I. Chernov, V. Yugai\",\"doi\":\"10.1109/EWDTS.2014.7027070\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The non-classical (linear) approach to the logic synthesis of k-valued elements of computer engineering is considered. The method and fundamental principles of building of the circuitry basis, different from traditional ones, are described. The new circuit solutions of k-valued logical gates are suggested.\",\"PeriodicalId\":272780,\"journal\":{\"name\":\"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)\",\"volume\":\"65 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EWDTS.2014.7027070\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2014.7027070","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The linear logic synthesis of k-valued digital structures in the analogous circuitry basis
The non-classical (linear) approach to the logic synthesis of k-valued elements of computer engineering is considered. The method and fundamental principles of building of the circuitry basis, different from traditional ones, are described. The new circuit solutions of k-valued logical gates are suggested.