{"title":"优化设计","authors":"Vaibbhav Taraate","doi":"10.1007/978-981-15-1314-5_8","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":188466,"journal":{"name":"Logic Synthesis and SOC Prototyping","volume":"253 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design Optimization\",\"authors\":\"Vaibbhav Taraate\",\"doi\":\"10.1007/978-981-15-1314-5_8\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":188466,\"journal\":{\"name\":\"Logic Synthesis and SOC Prototyping\",\"volume\":\"253 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Logic Synthesis and SOC Prototyping\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-981-15-1314-5_8\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Logic Synthesis and SOC Prototyping","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-981-15-1314-5_8","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0