M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi
{"title":"具有非零位截断的能量可伸缩Brent Kung加法器","authors":"M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi","doi":"10.1109/GCAT55367.2022.9972236","DOIUrl":null,"url":null,"abstract":"Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.","PeriodicalId":133597,"journal":{"name":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Energy Scalable Brent Kung Adder with Non-Zeroing Bit Truncation\",\"authors\":\"M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi\",\"doi\":\"10.1109/GCAT55367.2022.9972236\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.\",\"PeriodicalId\":133597,\"journal\":{\"name\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GCAT55367.2022.9972236\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GCAT55367.2022.9972236","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Energy Scalable Brent Kung Adder with Non-Zeroing Bit Truncation
Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.