具有非零位截断的能量可伸缩Brent Kung加法器

M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi
{"title":"具有非零位截断的能量可伸缩Brent Kung加法器","authors":"M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi","doi":"10.1109/GCAT55367.2022.9972236","DOIUrl":null,"url":null,"abstract":"Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.","PeriodicalId":133597,"journal":{"name":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Energy Scalable Brent Kung Adder with Non-Zeroing Bit Truncation\",\"authors\":\"M. Veena, N. Suhana Khanum, D. H. Soundaryya, P. Mamatha Sarathi\",\"doi\":\"10.1109/GCAT55367.2022.9972236\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.\",\"PeriodicalId\":133597,\"journal\":{\"name\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GCAT55367.2022.9972236\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GCAT55367.2022.9972236","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

近似加法是一种通过增强加法器的设计指标来优化能耗和性能结果的方法。作为一种动态优化质量和能量的方法,比特截断已在后续技术中得到解决。本文提出了一种比特截断方法,与现有的截断方法相比,可以产生更渐进的质量退化。这导致在一定的质量目标下降低能源利用率。与之前的非零位截断方法相比,该方法在面积、功率和使用Brent kung加法器的延迟方面都有明显的优势。在Xilinx Vivado中对所提出的技术进行了模拟以获得性能指标,结果延迟减少了31.75%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Energy Scalable Brent Kung Adder with Non-Zeroing Bit Truncation
Approximate addition is a methodology for optimizing energy consumption and performance outcomes by enhancing the design metrics of the adders. As a method to dynamically optimize quality and energy, bit truncation has been addressed in the subsequent art. This paper presents a bit truncation approach to produce more progressive quality deterioration in contrast to existing truncation procedures. This leads to reduction in energy utilization at a certain quality target. Compared to the prior non-zeroing bit truncation approaches, the proposed method significantly outperformed in terms of Area, Power, and Delay using the Brent kung adder. The proposed technique is simulated in Xilinx Vivado to obtain performance metrics, resulting in a 31.75% reduction in delay.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信