J. Adamski, D. Losser, N. Dan, T. Kuramochi, K. Fujita, G. Pucci
{"title":"采用0.25 μm蓝宝石上硅CMOS工艺的28mw, 1.5 V GPS接收机","authors":"J. Adamski, D. Losser, N. Dan, T. Kuramochi, K. Fujita, G. Pucci","doi":"10.1109/ECWT.2007.4404019","DOIUrl":null,"url":null,"abstract":"This paper describes a 28 mW, 1.5 V Global Positioning System (GPS) radio receiver chip implemented in a 0.25 μm silicon-on-sapphire CMOS process. The receiver uses a low IF architecture and achieves a cascaded noise figure of 3.5 dB including the RF SAW filter. The design takes advantage of the matching network integration capabilities and superb isolation properties of Peregrine's UltraCMOStrade silicon-on-sapphire process technology.","PeriodicalId":448587,"journal":{"name":"2007 European Conference on Wireless Technologies","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 28 mW, 1.5 V GPS receiver in 0.25 μm silicon-on-sapphire CMOS process\",\"authors\":\"J. Adamski, D. Losser, N. Dan, T. Kuramochi, K. Fujita, G. Pucci\",\"doi\":\"10.1109/ECWT.2007.4404019\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a 28 mW, 1.5 V Global Positioning System (GPS) radio receiver chip implemented in a 0.25 μm silicon-on-sapphire CMOS process. The receiver uses a low IF architecture and achieves a cascaded noise figure of 3.5 dB including the RF SAW filter. The design takes advantage of the matching network integration capabilities and superb isolation properties of Peregrine's UltraCMOStrade silicon-on-sapphire process technology.\",\"PeriodicalId\":448587,\"journal\":{\"name\":\"2007 European Conference on Wireless Technologies\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 European Conference on Wireless Technologies\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECWT.2007.4404019\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 European Conference on Wireless Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECWT.2007.4404019","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 28 mW, 1.5 V GPS receiver in 0.25 μm silicon-on-sapphire CMOS process
This paper describes a 28 mW, 1.5 V Global Positioning System (GPS) radio receiver chip implemented in a 0.25 μm silicon-on-sapphire CMOS process. The receiver uses a low IF architecture and achieves a cascaded noise figure of 3.5 dB including the RF SAW filter. The design takes advantage of the matching network integration capabilities and superb isolation properties of Peregrine's UltraCMOStrade silicon-on-sapphire process technology.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
