高效数字递归类除法算法的实现

N. Neelima, Aruru Sai Kumar, A. Jayanth, K. K. Mahitha, A. Dilip, K. Reddy
{"title":"高效数字递归类除法算法的实现","authors":"N. Neelima, Aruru Sai Kumar, A. Jayanth, K. K. Mahitha, A. Dilip, K. Reddy","doi":"10.1109/ACCESS57397.2023.10200084","DOIUrl":null,"url":null,"abstract":"The basic elements of an electronic system are arithmetic operations. Arithmetic operations are the building block of any electronic application and algorithm is a sequence of instructions used to carry out calculations or solve problems. In spite of the fact that addition, subtraction, multiplication, and division are fundamental components of arithmetic implementation in the electronic system, the implementation of division has received far less attention than the implementation of the other arithmetic operations. The process of dividing two numbers using the method results in the production of a quotient in addition to a remainder. The implementation of division operations is highly challenging; thus, in this scenario, a complex method is employed to ensure successful implementation. To be successful, a system has to have a solid performance in the division circuit. In this body of work, the Restoring division and Non-restoring division algorithms, which fall under the category of Digit Recurrence Class, have been developed for unsigned integers with data sizes of 8 bit, 16 bit, and 32 bit using the Verilog HDL programming language. These algorithms are applicable to unsigned integers with data values of 8, 16, and 32 bits respectively. In each of these algorithms, the calculation takes place in one of three registers designated by the letters A, Q, or M.","PeriodicalId":345351,"journal":{"name":"2023 3rd International Conference on Advances in Computing, Communication, Embedded and Secure Systems (ACCESS)","volume":"112 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Implementation of Efficient Digit Recurrence Class of Division Algorithms\",\"authors\":\"N. Neelima, Aruru Sai Kumar, A. Jayanth, K. K. Mahitha, A. Dilip, K. Reddy\",\"doi\":\"10.1109/ACCESS57397.2023.10200084\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The basic elements of an electronic system are arithmetic operations. Arithmetic operations are the building block of any electronic application and algorithm is a sequence of instructions used to carry out calculations or solve problems. In spite of the fact that addition, subtraction, multiplication, and division are fundamental components of arithmetic implementation in the electronic system, the implementation of division has received far less attention than the implementation of the other arithmetic operations. The process of dividing two numbers using the method results in the production of a quotient in addition to a remainder. The implementation of division operations is highly challenging; thus, in this scenario, a complex method is employed to ensure successful implementation. To be successful, a system has to have a solid performance in the division circuit. In this body of work, the Restoring division and Non-restoring division algorithms, which fall under the category of Digit Recurrence Class, have been developed for unsigned integers with data sizes of 8 bit, 16 bit, and 32 bit using the Verilog HDL programming language. These algorithms are applicable to unsigned integers with data values of 8, 16, and 32 bits respectively. In each of these algorithms, the calculation takes place in one of three registers designated by the letters A, Q, or M.\",\"PeriodicalId\":345351,\"journal\":{\"name\":\"2023 3rd International Conference on Advances in Computing, Communication, Embedded and Secure Systems (ACCESS)\",\"volume\":\"112 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-05-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 3rd International Conference on Advances in Computing, Communication, Embedded and Secure Systems (ACCESS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACCESS57397.2023.10200084\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 3rd International Conference on Advances in Computing, Communication, Embedded and Secure Systems (ACCESS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACCESS57397.2023.10200084","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

电子系统的基本要素是算术运算。算术运算是任何电子应用程序的组成部分,而算法是用于进行计算或解决问题的一系列指令。尽管加法、减法、乘法和除法是电子系统中算术实现的基本组成部分,但除法的实现受到的关注远远少于其他算术运算的实现。用这种方法除两个数的过程,除了得到一个余数外,还得到一个商。事业部业务的实施极具挑战性;因此,在这种情况下,采用复杂的方法来确保成功实现。要想取得成功,系统必须在分割电路中具有稳定的性能。在本工作中,使用Verilog HDL编程语言开发了数据大小为8位、16位和32位的无符号整数的恢复除法和非恢复除法算法,它们属于数字递归类的范畴。这些算法分别适用于数据值为8、16和32位的无符号整数。在每一种算法中,计算都在三个寄存器中的一个中进行,寄存器由字母A、Q或M指定。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Implementation of Efficient Digit Recurrence Class of Division Algorithms
The basic elements of an electronic system are arithmetic operations. Arithmetic operations are the building block of any electronic application and algorithm is a sequence of instructions used to carry out calculations or solve problems. In spite of the fact that addition, subtraction, multiplication, and division are fundamental components of arithmetic implementation in the electronic system, the implementation of division has received far less attention than the implementation of the other arithmetic operations. The process of dividing two numbers using the method results in the production of a quotient in addition to a remainder. The implementation of division operations is highly challenging; thus, in this scenario, a complex method is employed to ensure successful implementation. To be successful, a system has to have a solid performance in the division circuit. In this body of work, the Restoring division and Non-restoring division algorithms, which fall under the category of Digit Recurrence Class, have been developed for unsigned integers with data sizes of 8 bit, 16 bit, and 32 bit using the Verilog HDL programming language. These algorithms are applicable to unsigned integers with data values of 8, 16, and 32 bits respectively. In each of these algorithms, the calculation takes place in one of three registers designated by the letters A, Q, or M.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信