QuickIA:在真实原型上探索异构架构

Nagabhushan Chitlur, G. Srinivasa, Scott Hahn, Pankaj Gupta, D. Reddy, David A. Koufaty, P. Brett, Abirami Prabhakaran, Li Zhao, Nelson Ijih, S. Subhaschandra, Sabina Grover, Xiaowei Jiang, R. Iyer
{"title":"QuickIA:在真实原型上探索异构架构","authors":"Nagabhushan Chitlur, G. Srinivasa, Scott Hahn, Pankaj Gupta, D. Reddy, David A. Koufaty, P. Brett, Abirami Prabhakaran, Li Zhao, Nelson Ijih, S. Subhaschandra, Sabina Grover, Xiaowei Jiang, R. Iyer","doi":"10.1109/HPCA.2012.6169046","DOIUrl":null,"url":null,"abstract":"Over the last decade, homogeneous multi-core processors emerged and became the de-facto approach for offering high parallelism, high performance and scalability for a wide range of platforms. We are now at an interesting juncture where several critical factors (smaller form factor devices, power challenges, need for specialization, etc) are guiding architects to consider heterogeneous chips and platforms for the next decade and beyond. Exploring heterogeneous architectures is challenging since it involves re-evaluating architecture options, OS implications and application development. In this paper, we describe these research challenges and then introduce a heterogeneous prototype platform called QuickIA that enables rapid exploration of heterogeneous architectures employing multiple generations of Intel processors for evaluating the implications of asymmetry and FPGAs to experiment with specialized processors or accelerators. We also show example case studies using the QuickIA research prototype to highlight its value in conducting heterogeneous architecture, OS and applications research.","PeriodicalId":380383,"journal":{"name":"IEEE International Symposium on High-Performance Comp Architecture","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-02-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"85","resultStr":"{\"title\":\"QuickIA: Exploring heterogeneous architectures on real prototypes\",\"authors\":\"Nagabhushan Chitlur, G. Srinivasa, Scott Hahn, Pankaj Gupta, D. Reddy, David A. Koufaty, P. Brett, Abirami Prabhakaran, Li Zhao, Nelson Ijih, S. Subhaschandra, Sabina Grover, Xiaowei Jiang, R. Iyer\",\"doi\":\"10.1109/HPCA.2012.6169046\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Over the last decade, homogeneous multi-core processors emerged and became the de-facto approach for offering high parallelism, high performance and scalability for a wide range of platforms. We are now at an interesting juncture where several critical factors (smaller form factor devices, power challenges, need for specialization, etc) are guiding architects to consider heterogeneous chips and platforms for the next decade and beyond. Exploring heterogeneous architectures is challenging since it involves re-evaluating architecture options, OS implications and application development. In this paper, we describe these research challenges and then introduce a heterogeneous prototype platform called QuickIA that enables rapid exploration of heterogeneous architectures employing multiple generations of Intel processors for evaluating the implications of asymmetry and FPGAs to experiment with specialized processors or accelerators. We also show example case studies using the QuickIA research prototype to highlight its value in conducting heterogeneous architecture, OS and applications research.\",\"PeriodicalId\":380383,\"journal\":{\"name\":\"IEEE International Symposium on High-Performance Comp Architecture\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-02-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"85\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Symposium on High-Performance Comp Architecture\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HPCA.2012.6169046\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Symposium on High-Performance Comp Architecture","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPCA.2012.6169046","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 85

摘要

在过去的十年中,同构多核处理器出现了,并成为为各种平台提供高并行性、高性能和可伸缩性的事实上的方法。我们现在正处于一个有趣的关键时刻,几个关键因素(更小的尺寸设备,功率挑战,专业化需求等)正在引导架构师考虑未来十年甚至更长时间的异构芯片和平台。探索异构体系结构具有挑战性,因为它涉及到重新评估体系结构选项、操作系统含义和应用程序开发。在本文中,我们描述了这些研究挑战,然后介绍了一个名为QuickIA的异构原型平台,该平台可以使用多代英特尔处理器来快速探索异构架构,以评估不对称和fpga的影响,并对专用处理器或加速器进行实验。我们还展示了使用QuickIA研究原型的示例案例研究,以突出其在进行异构架构、操作系统和应用程序研究方面的价值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
QuickIA: Exploring heterogeneous architectures on real prototypes
Over the last decade, homogeneous multi-core processors emerged and became the de-facto approach for offering high parallelism, high performance and scalability for a wide range of platforms. We are now at an interesting juncture where several critical factors (smaller form factor devices, power challenges, need for specialization, etc) are guiding architects to consider heterogeneous chips and platforms for the next decade and beyond. Exploring heterogeneous architectures is challenging since it involves re-evaluating architecture options, OS implications and application development. In this paper, we describe these research challenges and then introduce a heterogeneous prototype platform called QuickIA that enables rapid exploration of heterogeneous architectures employing multiple generations of Intel processors for evaluating the implications of asymmetry and FPGAs to experiment with specialized processors or accelerators. We also show example case studies using the QuickIA research prototype to highlight its value in conducting heterogeneous architecture, OS and applications research.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信