Daichi Kaku, T. Namekawa, K. Matsufuji, O. Wada, H. Ito, Y. Sugisawa, Sakiko Shimizu, Takeshi Yamamoto, Kenji Honda, M. Hamada, K. Numata
{"title":"一个现场可编程的40纳米纯CMOS嵌入式内存宏使用PMOS反熔断器","authors":"Daichi Kaku, T. Namekawa, K. Matsufuji, O. Wada, H. Ito, Y. Sugisawa, Sakiko Shimizu, Takeshi Yamamoto, Kenji Honda, M. Hamada, K. Numata","doi":"10.1109/ASSCC.2009.5357155","DOIUrl":null,"url":null,"abstract":"A Pure CMOS One-time Programmable memory (PCOP) macro using a PMOS antifuse is designed for field programming. In this work, a Temperature-controlled programming Voltage Generator (TVG) realizes field programming by improving programming characteristics over a wide temperature range, from −40° C to 125° C, and supply voltage variations of ±10%. In addition, the memory cell dimensions are optimized and reduced by 40%, which also results in better reading characteristics. PCOP has a 16-Kbit capacity, uses 1.1-V and 3.3-V power sources, occupies 0.224 mm and is implemented in a 40-nm pure CMOS logic technology with thin and thick oxide film transistors.","PeriodicalId":263023,"journal":{"name":"2009 IEEE Asian Solid-State Circuits Conference","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A field programmable 40-nm pure CMOS embedded memory macro using a PMOS antifuse\",\"authors\":\"Daichi Kaku, T. Namekawa, K. Matsufuji, O. Wada, H. Ito, Y. Sugisawa, Sakiko Shimizu, Takeshi Yamamoto, Kenji Honda, M. Hamada, K. Numata\",\"doi\":\"10.1109/ASSCC.2009.5357155\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A Pure CMOS One-time Programmable memory (PCOP) macro using a PMOS antifuse is designed for field programming. In this work, a Temperature-controlled programming Voltage Generator (TVG) realizes field programming by improving programming characteristics over a wide temperature range, from −40° C to 125° C, and supply voltage variations of ±10%. In addition, the memory cell dimensions are optimized and reduced by 40%, which also results in better reading characteristics. PCOP has a 16-Kbit capacity, uses 1.1-V and 3.3-V power sources, occupies 0.224 mm and is implemented in a 40-nm pure CMOS logic technology with thin and thick oxide film transistors.\",\"PeriodicalId\":263023,\"journal\":{\"name\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2009.5357155\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2009.5357155","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A field programmable 40-nm pure CMOS embedded memory macro using a PMOS antifuse
A Pure CMOS One-time Programmable memory (PCOP) macro using a PMOS antifuse is designed for field programming. In this work, a Temperature-controlled programming Voltage Generator (TVG) realizes field programming by improving programming characteristics over a wide temperature range, from −40° C to 125° C, and supply voltage variations of ±10%. In addition, the memory cell dimensions are optimized and reduced by 40%, which also results in better reading characteristics. PCOP has a 16-Kbit capacity, uses 1.1-V and 3.3-V power sources, occupies 0.224 mm and is implemented in a 40-nm pure CMOS logic technology with thin and thick oxide film transistors.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
