J. Fédéli, M. Migette, L. Cioccio, L. E. Melhaoui, R. Orobtchouk, C. Seassal, P. Rojo-Romeo, F. Mandorlo, D. Marris-Morini, L. Vivien
{"title":"在CMOS电路的金属化层中加入光子层","authors":"J. Fédéli, M. Migette, L. Cioccio, L. E. Melhaoui, R. Orobtchouk, C. Seassal, P. Rojo-Romeo, F. Mandorlo, D. Marris-Morini, L. Vivien","doi":"10.1109/GROUP4.2006.1708212","DOIUrl":null,"url":null,"abstract":"The integration of a photonic layer on a CMOS circuit can be done either by wafer bonding of an SOI photonic circuit or by low temperature fabrication of a photonic layer at the metallization levels","PeriodicalId":342599,"journal":{"name":"3rd IEEE International Conference on Group IV Photonics, 2006.","volume":"230 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"33","resultStr":"{\"title\":\"Incorporation of a Photonic Layer at the Metallizations Levels of a CMOS Circuit\",\"authors\":\"J. Fédéli, M. Migette, L. Cioccio, L. E. Melhaoui, R. Orobtchouk, C. Seassal, P. Rojo-Romeo, F. Mandorlo, D. Marris-Morini, L. Vivien\",\"doi\":\"10.1109/GROUP4.2006.1708212\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The integration of a photonic layer on a CMOS circuit can be done either by wafer bonding of an SOI photonic circuit or by low temperature fabrication of a photonic layer at the metallization levels\",\"PeriodicalId\":342599,\"journal\":{\"name\":\"3rd IEEE International Conference on Group IV Photonics, 2006.\",\"volume\":\"230 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"33\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"3rd IEEE International Conference on Group IV Photonics, 2006.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GROUP4.2006.1708212\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"3rd IEEE International Conference on Group IV Photonics, 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GROUP4.2006.1708212","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Incorporation of a Photonic Layer at the Metallizations Levels of a CMOS Circuit
The integration of a photonic layer on a CMOS circuit can be done either by wafer bonding of an SOI photonic circuit or by low temperature fabrication of a photonic layer at the metallization levels