高阶曲率校正CMOS智能温度传感器

C. Popa
{"title":"高阶曲率校正CMOS智能温度传感器","authors":"C. Popa","doi":"10.1109/ASDAM.2002.1088545","DOIUrl":null,"url":null,"abstract":"The circuit presented in this paper responds to both of the main requirements of a smart temperature sensor: high performance (that is a very good linearity with respect to temperature variations) and a small price per chip (realized by reducing the die area and the interconnection costs). The core of the proposed smart temperature sensor is represented by an exponential curvature-corrected CMOS bandgap reference, with a temperature coefficient of 7.5 ppm/K for an extended temperature range. The entire circuit was implemented in 0.35 /spl mu/m CMOS technology, the analog core occupying a die area of about 70 /spl mu/m /spl times/ 110 /spl mu/m. In order to reduce the interconnection costs and their delays and static errors, an I/sup 2/C interface was on-chip integrated.","PeriodicalId":179900,"journal":{"name":"The Fourth International Conference on Advanced Semiconductor Devices and Microsystem","volume":"62 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Superior-order curvature-correction CMOS smart temperature sensor\",\"authors\":\"C. Popa\",\"doi\":\"10.1109/ASDAM.2002.1088545\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The circuit presented in this paper responds to both of the main requirements of a smart temperature sensor: high performance (that is a very good linearity with respect to temperature variations) and a small price per chip (realized by reducing the die area and the interconnection costs). The core of the proposed smart temperature sensor is represented by an exponential curvature-corrected CMOS bandgap reference, with a temperature coefficient of 7.5 ppm/K for an extended temperature range. The entire circuit was implemented in 0.35 /spl mu/m CMOS technology, the analog core occupying a die area of about 70 /spl mu/m /spl times/ 110 /spl mu/m. In order to reduce the interconnection costs and their delays and static errors, an I/sup 2/C interface was on-chip integrated.\",\"PeriodicalId\":179900,\"journal\":{\"name\":\"The Fourth International Conference on Advanced Semiconductor Devices and Microsystem\",\"volume\":\"62 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-12-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The Fourth International Conference on Advanced Semiconductor Devices and Microsystem\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASDAM.2002.1088545\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The Fourth International Conference on Advanced Semiconductor Devices and Microsystem","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASDAM.2002.1088545","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文中提出的电路满足智能温度传感器的两个主要要求:高性能(即对温度变化具有非常好的线性关系)和每个芯片的小价格(通过减少芯片面积和互连成本实现)。所提出的智能温度传感器的核心由指数曲率校正的CMOS带隙基准表示,温度系数为7.5 ppm/K,可扩展温度范围。整个电路采用0.35 /spl mu/m的CMOS技术实现,模拟核占据的芯片面积约为70 /spl mu/m /spl倍/ 110 /spl mu/m。为了降低互连成本、降低延迟和静态误差,在片上集成了I/sup 2/C接口。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Superior-order curvature-correction CMOS smart temperature sensor
The circuit presented in this paper responds to both of the main requirements of a smart temperature sensor: high performance (that is a very good linearity with respect to temperature variations) and a small price per chip (realized by reducing the die area and the interconnection costs). The core of the proposed smart temperature sensor is represented by an exponential curvature-corrected CMOS bandgap reference, with a temperature coefficient of 7.5 ppm/K for an extended temperature range. The entire circuit was implemented in 0.35 /spl mu/m CMOS technology, the analog core occupying a die area of about 70 /spl mu/m /spl times/ 110 /spl mu/m. In order to reduce the interconnection costs and their delays and static errors, an I/sup 2/C interface was on-chip integrated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信