S. Nakano, Yoichi Wakaba, Shinobu Nagayama, S. Wakabayashi
{"title":"基于样条插值和双线性插值的可编程两变量离散函数发生器设计方法","authors":"S. Nakano, Yoichi Wakaba, Shinobu Nagayama, S. Wakabayashi","doi":"10.1109/DSD.2011.94","DOIUrl":null,"url":null,"abstract":"This paper presents a design method for programmable two-variable discrete (real-valued) function generators based on a piecewise polynomial approximation. To approximate a given discrete function by polynomials efficiently, we propose a hybrid approximation method using both spline and bilinear interpolations. The proposed method can significantly reduce memory size needed to implement a two-variable discrete function by accepting a small approximation error, and thus it can be used to explore design space taking into account a trade-off between memory size and approximation error. Experimental results show that the proposed design method reduces 75% of memory size without losing circuit speed by accepting only 1% error, and the circuits designed by the proposed method achieve about 650 times greater throughput than their software programs. We can automatically synthesize such compact and fast function generators using the proposed design method.","PeriodicalId":267187,"journal":{"name":"2011 14th Euromicro Conference on Digital System Design","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-08-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Design Method for Programmable Two-Variable Discrete Function Generators Using Spline and Bilinear Interpolations\",\"authors\":\"S. Nakano, Yoichi Wakaba, Shinobu Nagayama, S. Wakabayashi\",\"doi\":\"10.1109/DSD.2011.94\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a design method for programmable two-variable discrete (real-valued) function generators based on a piecewise polynomial approximation. To approximate a given discrete function by polynomials efficiently, we propose a hybrid approximation method using both spline and bilinear interpolations. The proposed method can significantly reduce memory size needed to implement a two-variable discrete function by accepting a small approximation error, and thus it can be used to explore design space taking into account a trade-off between memory size and approximation error. Experimental results show that the proposed design method reduces 75% of memory size without losing circuit speed by accepting only 1% error, and the circuits designed by the proposed method achieve about 650 times greater throughput than their software programs. We can automatically synthesize such compact and fast function generators using the proposed design method.\",\"PeriodicalId\":267187,\"journal\":{\"name\":\"2011 14th Euromicro Conference on Digital System Design\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-08-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 14th Euromicro Conference on Digital System Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DSD.2011.94\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 14th Euromicro Conference on Digital System Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DSD.2011.94","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Design Method for Programmable Two-Variable Discrete Function Generators Using Spline and Bilinear Interpolations
This paper presents a design method for programmable two-variable discrete (real-valued) function generators based on a piecewise polynomial approximation. To approximate a given discrete function by polynomials efficiently, we propose a hybrid approximation method using both spline and bilinear interpolations. The proposed method can significantly reduce memory size needed to implement a two-variable discrete function by accepting a small approximation error, and thus it can be used to explore design space taking into account a trade-off between memory size and approximation error. Experimental results show that the proposed design method reduces 75% of memory size without losing circuit speed by accepting only 1% error, and the circuits designed by the proposed method achieve about 650 times greater throughput than their software programs. We can automatically synthesize such compact and fast function generators using the proposed design method.