具有变容管组的低功率、低相位噪声宽调谐LC压控振荡器

Shephali Singh, R. Gurjar
{"title":"具有变容管组的低功率、低相位噪声宽调谐LC压控振荡器","authors":"Shephali Singh, R. Gurjar","doi":"10.1109/RISE.2017.8378191","DOIUrl":null,"url":null,"abstract":"Thispaper presentedthe LC VCO design with varactor bank based on the selection of passive elements. A negative CMOS cross coupled pair is added to reduce losses and improves quality factor. This configuration is selected due to ease of oscillation and a relatively straight forward design approach. Tuning range is achieved from 9 band MOS varactor bank having low VCO gain. The PMOS varactors operating in inversion and depletion region which allow large tuning and less parasitic resistance. LC VCO has been implemented using SCL 0.18 pm CMOS technology. The proposed design achieves a wide tuning frequency from 4.3 GHz–6.8 GHz and a phase noise of −127.5dBc/Hz @ 1 MHz. The tuning range of proposed circuit is 45% andthe power consumption is 216 uW using 1.5 V supply voltage.","PeriodicalId":166244,"journal":{"name":"2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A low power, low phase noise wide tuning LC VCO with varactor bank\",\"authors\":\"Shephali Singh, R. Gurjar\",\"doi\":\"10.1109/RISE.2017.8378191\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Thispaper presentedthe LC VCO design with varactor bank based on the selection of passive elements. A negative CMOS cross coupled pair is added to reduce losses and improves quality factor. This configuration is selected due to ease of oscillation and a relatively straight forward design approach. Tuning range is achieved from 9 band MOS varactor bank having low VCO gain. The PMOS varactors operating in inversion and depletion region which allow large tuning and less parasitic resistance. LC VCO has been implemented using SCL 0.18 pm CMOS technology. The proposed design achieves a wide tuning frequency from 4.3 GHz–6.8 GHz and a phase noise of −127.5dBc/Hz @ 1 MHz. The tuning range of proposed circuit is 45% andthe power consumption is 216 uW using 1.5 V supply voltage.\",\"PeriodicalId\":166244,\"journal\":{\"name\":\"2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RISE.2017.8378191\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RISE.2017.8378191","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文在无源元件选择的基础上,提出了带变容组的LC压控振荡器的设计。增加负CMOS交叉耦合对,降低损耗,提高品质因数。选择这种配置是由于易于振荡和相对直接的设计方法。调谐范围由具有低压控振荡器增益的9波段MOS变容管组实现。PMOS变容管工作在反转和耗尽区,允许大的调谐和更小的寄生电阻。LC压控振荡器采用SCL 0.18 pm CMOS技术实现。提出的设计实现了4.3 GHz - 6.8 GHz的宽调谐频率和- 127.5dBc/Hz @ 1 MHz的相位噪声。该电路的调谐范围为45%,功耗为216 uW,电源电压为1.5 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A low power, low phase noise wide tuning LC VCO with varactor bank
Thispaper presentedthe LC VCO design with varactor bank based on the selection of passive elements. A negative CMOS cross coupled pair is added to reduce losses and improves quality factor. This configuration is selected due to ease of oscillation and a relatively straight forward design approach. Tuning range is achieved from 9 band MOS varactor bank having low VCO gain. The PMOS varactors operating in inversion and depletion region which allow large tuning and less parasitic resistance. LC VCO has been implemented using SCL 0.18 pm CMOS technology. The proposed design achieves a wide tuning frequency from 4.3 GHz–6.8 GHz and a phase noise of −127.5dBc/Hz @ 1 MHz. The tuning range of proposed circuit is 45% andthe power consumption is 216 uW using 1.5 V supply voltage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信