K. R. Teja, G. V. Mallikarjuna Reddy, Subhakumar Reddy A
{"title":"用于联想存储器的GF 22nm 1.8V LVDS发射机设计","authors":"K. R. Teja, G. V. Mallikarjuna Reddy, Subhakumar Reddy A","doi":"10.1109/CAS52836.2021.9604147","DOIUrl":null,"url":null,"abstract":"This paper presents the design of Low Voltage Differential Signaling (LVDS) transmitter for Associative Memory (AM). AM is used in High Energy Physics (HEP) experiments like Large Hadron Collider (LHC). AM can store up to one billion patterns. The proposed design works for IO supply of 1.8V and core supply of 1V with an output voltage swing of 350mV over 1.2V offset voltage. This design is implemented in 22nm FDSOI technology to work across process corners and is simulated using cadence virtuoso tool. This design is met the required data rate of 1Gbps for AM application with power consumption of 12.34mW.","PeriodicalId":281480,"journal":{"name":"2021 International Semiconductor Conference (CAS)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of 1.8V LVDS Transmitter in GF 22nm For Associative Memory\",\"authors\":\"K. R. Teja, G. V. Mallikarjuna Reddy, Subhakumar Reddy A\",\"doi\":\"10.1109/CAS52836.2021.9604147\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design of Low Voltage Differential Signaling (LVDS) transmitter for Associative Memory (AM). AM is used in High Energy Physics (HEP) experiments like Large Hadron Collider (LHC). AM can store up to one billion patterns. The proposed design works for IO supply of 1.8V and core supply of 1V with an output voltage swing of 350mV over 1.2V offset voltage. This design is implemented in 22nm FDSOI technology to work across process corners and is simulated using cadence virtuoso tool. This design is met the required data rate of 1Gbps for AM application with power consumption of 12.34mW.\",\"PeriodicalId\":281480,\"journal\":{\"name\":\"2021 International Semiconductor Conference (CAS)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Semiconductor Conference (CAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CAS52836.2021.9604147\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Semiconductor Conference (CAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CAS52836.2021.9604147","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of 1.8V LVDS Transmitter in GF 22nm For Associative Memory
This paper presents the design of Low Voltage Differential Signaling (LVDS) transmitter for Associative Memory (AM). AM is used in High Energy Physics (HEP) experiments like Large Hadron Collider (LHC). AM can store up to one billion patterns. The proposed design works for IO supply of 1.8V and core supply of 1V with an output voltage swing of 350mV over 1.2V offset voltage. This design is implemented in 22nm FDSOI technology to work across process corners and is simulated using cadence virtuoso tool. This design is met the required data rate of 1Gbps for AM application with power consumption of 12.34mW.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
