一种基于参数化宏单元的VLSI设计方法

21st Design Automation Conference Proceedings Pub Date : 1984-06-25 DOI:10.1109/DAC.1984.1585882

R. Kriete, R. K. Nettleton

{"title":"一种基于参数化宏单元的VLSI设计方法","authors":"R. Kriete, R. K. Nettleton","doi":"10.1109/DAC.1984.1585882","DOIUrl":null,"url":null,"abstract":"A new methodology for designing VLSI circuits has been developed at Harris GSS. The methodology is based on the concept of parametric macro cells. A parametric macro cell is an MSI-level circuit which can be modified by a computer program to meet the needs of a particular design. In this paper we discuss the design methodology, chip layout, the simulation techniques and other software tools used to ensure a valid design, plus the water testing approach.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A VLSI Design Methodology Based on Parametric Macro Cells\",\"authors\":\"R. Kriete, R. K. Nettleton\",\"doi\":\"10.1109/DAC.1984.1585882\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new methodology for designing VLSI circuits has been developed at Harris GSS. The methodology is based on the concept of parametric macro cells. A parametric macro cell is an MSI-level circuit which can be modified by a computer program to meet the needs of a particular design. In this paper we discuss the design methodology, chip layout, the simulation techniques and other software tools used to ensure a valid design, plus the water testing approach.\",\"PeriodicalId\":188431,\"journal\":{\"name\":\"21st Design Automation Conference Proceedings\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1984-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st Design Automation Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DAC.1984.1585882\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1984.1585882","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

Harris GSS开发了一种设计VLSI电路的新方法。该方法基于参数宏单元的概念。参数化宏单元是一种msi级电路，可以通过计算机程序对其进行修改以满足特定设计的需要。在本文中，我们讨论了设计方法，芯片布局，仿真技术和其他软件工具，以确保有效的设计，加上水测试方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A VLSI Design Methodology Based on Parametric Macro Cells

A new methodology for designing VLSI circuits has been developed at Harris GSS. The methodology is based on the concept of parametric macro cells. A parametric macro cell is an MSI-level circuit which can be modified by a computer program to meet the needs of a particular design. In this paper we discuss the design methodology, chip layout, the simulation techniques and other software tools used to ensure a valid design, plus the water testing approach.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

21st Design Automation Conference Proceedings

自引率

0.00%

发文量