基于FPGA的图像处理自适应阈值器的设计与开发

Azeema Sultana, M. Meenakshi
{"title":"基于FPGA的图像处理自适应阈值器的设计与开发","authors":"Azeema Sultana, M. Meenakshi","doi":"10.1109/RAICS.2011.6069387","DOIUrl":null,"url":null,"abstract":"This paper presents design, implementation and real time validation of Image binarization process using weight based clustering algorithm, which uses the clustering property of neural network. The generic technique for image binarization requires choosing a threshold value and comparing the pixel values with the threshold and classifying as black and white. The proposed algorithm calculates a global optimum threshold by learning from the image background and foreground features. A simple two-weight neural network is implemented to cluster the foreground and background pixels. Here an adaptive thresholding technique based on competitive learning is selected for Weight Updating. The developed algorithm is implemented on a FPGA platform hardware system, which consists of two functional blocks. The first block is used to obtain the threshold value for the image frame; another block to apply the threshold value to the frame. This parallelism and the simple hardware component of both blocks make this approach suitable for real-time applications, while the performance remains comparable with the Otsu technique frequently used in off-line threshold determination. Results from the proposed algorithm are presented for numerous examples, both from simulations and experimentally using the FPGA.","PeriodicalId":394515,"journal":{"name":"2011 IEEE Recent Advances in Intelligent Computational Systems","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Design and development of FPGA based adaptive thresholder for image processing applications\",\"authors\":\"Azeema Sultana, M. Meenakshi\",\"doi\":\"10.1109/RAICS.2011.6069387\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents design, implementation and real time validation of Image binarization process using weight based clustering algorithm, which uses the clustering property of neural network. The generic technique for image binarization requires choosing a threshold value and comparing the pixel values with the threshold and classifying as black and white. The proposed algorithm calculates a global optimum threshold by learning from the image background and foreground features. A simple two-weight neural network is implemented to cluster the foreground and background pixels. Here an adaptive thresholding technique based on competitive learning is selected for Weight Updating. The developed algorithm is implemented on a FPGA platform hardware system, which consists of two functional blocks. The first block is used to obtain the threshold value for the image frame; another block to apply the threshold value to the frame. This parallelism and the simple hardware component of both blocks make this approach suitable for real-time applications, while the performance remains comparable with the Otsu technique frequently used in off-line threshold determination. Results from the proposed algorithm are presented for numerous examples, both from simulations and experimentally using the FPGA.\",\"PeriodicalId\":394515,\"journal\":{\"name\":\"2011 IEEE Recent Advances in Intelligent Computational Systems\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Recent Advances in Intelligent Computational Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RAICS.2011.6069387\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Recent Advances in Intelligent Computational Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RAICS.2011.6069387","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

本文利用神经网络的聚类特性,设计、实现了基于权重的聚类算法,并对其进行了实时验证。一般的图像二值化技术需要选择一个阈值,并将像素值与阈值进行比较,然后进行黑白分类。该算法通过学习图像的背景和前景特征,计算出全局最优阈值。一个简单的双权重神经网络实现了前景和背景像素的聚类。本文选择一种基于竞争学习的自适应阈值技术进行权重更新。所开发的算法在FPGA平台硬件系统上实现,该系统由两个功能模块组成。所述第一块用于获取所述图像帧的阈值;另一个块用于将阈值应用于帧。这种并行性和两个块的简单硬件组件使这种方法适合于实时应用程序,而性能仍然与离线阈值确定中经常使用的Otsu技术相当。本文给出了基于FPGA的仿真和实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design and development of FPGA based adaptive thresholder for image processing applications
This paper presents design, implementation and real time validation of Image binarization process using weight based clustering algorithm, which uses the clustering property of neural network. The generic technique for image binarization requires choosing a threshold value and comparing the pixel values with the threshold and classifying as black and white. The proposed algorithm calculates a global optimum threshold by learning from the image background and foreground features. A simple two-weight neural network is implemented to cluster the foreground and background pixels. Here an adaptive thresholding technique based on competitive learning is selected for Weight Updating. The developed algorithm is implemented on a FPGA platform hardware system, which consists of two functional blocks. The first block is used to obtain the threshold value for the image frame; another block to apply the threshold value to the frame. This parallelism and the simple hardware component of both blocks make this approach suitable for real-time applications, while the performance remains comparable with the Otsu technique frequently used in off-line threshold determination. Results from the proposed algorithm are presented for numerous examples, both from simulations and experimentally using the FPGA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信