40 GHz CMOS收发器和无线前端,用于光纤无线电系统的客户端设备单元

N. Farid, A. Nigam, S. A. E. A. Rahim, S. Hassan, R. Sanusi, A. Rahim
{"title":"40 GHz CMOS收发器和无线前端,用于光纤无线电系统的客户端设备单元","authors":"N. Farid, A. Nigam, S. A. E. A. Rahim, S. Hassan, R. Sanusi, A. Rahim","doi":"10.1109/ICUWB.2013.6663864","DOIUrl":null,"url":null,"abstract":"A miniature 40 GHz transceiver and radio front-end designed and simulated using a 0.13-μm RF CMOS process for Radio-over-Fiber applications is presented in this paper. The transceiver employs a direct-conversion architecture. The radio is designed for a frequency division duplex (FDD) communications system. PHY layer data rates as high as 1.5 Gbps on a wireless link are feasible using this radio design. The phase-locked-loop (PLL) and supporting digital circuits however, are not included. The receiver shows a power gain of about 41 dB with a LNA noise figure of 7 dB. The transmitter achieves a conversion gain of about 40.7 dB and an output P1dB of 10.7 dBm.","PeriodicalId":159159,"journal":{"name":"2013 IEEE International Conference on Ultra-Wideband (ICUWB)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 40 GHz CMOS transceiver and radio front-end for the customer premise equipment unit of a radio-over-fiber system\",\"authors\":\"N. Farid, A. Nigam, S. A. E. A. Rahim, S. Hassan, R. Sanusi, A. Rahim\",\"doi\":\"10.1109/ICUWB.2013.6663864\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A miniature 40 GHz transceiver and radio front-end designed and simulated using a 0.13-μm RF CMOS process for Radio-over-Fiber applications is presented in this paper. The transceiver employs a direct-conversion architecture. The radio is designed for a frequency division duplex (FDD) communications system. PHY layer data rates as high as 1.5 Gbps on a wireless link are feasible using this radio design. The phase-locked-loop (PLL) and supporting digital circuits however, are not included. The receiver shows a power gain of about 41 dB with a LNA noise figure of 7 dB. The transmitter achieves a conversion gain of about 40.7 dB and an output P1dB of 10.7 dBm.\",\"PeriodicalId\":159159,\"journal\":{\"name\":\"2013 IEEE International Conference on Ultra-Wideband (ICUWB)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Conference on Ultra-Wideband (ICUWB)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICUWB.2013.6663864\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference on Ultra-Wideband (ICUWB)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICUWB.2013.6663864","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文采用0.13 μm RF CMOS工艺设计并仿真了一种用于光纤传输的小型40ghz收发器和射频前端。收发器采用直接转换架构。该无线电是为频分双工(FDD)通信系统设计的。使用这种无线电设计,无线链路上的物理层数据速率高达1.5 Gbps是可行的。然而,锁相环(PLL)和支持的数字电路不包括在内。该接收机的功率增益约为41 dB, LNA噪声系数为7 dB。发射机实现约40.7 dB的转换增益和10.7 dBm的输出P1dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 40 GHz CMOS transceiver and radio front-end for the customer premise equipment unit of a radio-over-fiber system
A miniature 40 GHz transceiver and radio front-end designed and simulated using a 0.13-μm RF CMOS process for Radio-over-Fiber applications is presented in this paper. The transceiver employs a direct-conversion architecture. The radio is designed for a frequency division duplex (FDD) communications system. PHY layer data rates as high as 1.5 Gbps on a wireless link are feasible using this radio design. The phase-locked-loop (PLL) and supporting digital circuits however, are not included. The receiver shows a power gain of about 41 dB with a LNA noise figure of 7 dB. The transmitter achieves a conversion gain of about 40.7 dB and an output P1dB of 10.7 dBm.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信