用于神经细胞阵列的CMOS双边线性浮动电阻器

Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136) Pub Date : 1997-11-02 DOI:10.1109/ACSSC.1997.679082

L. Sellami, S.K. Singh, R. Newcomb, A. Rasmussen, M. Zaghloul

{"title":"用于神经细胞阵列的CMOS双边线性浮动电阻器","authors":"L. Sellami, S.K. Singh, R. Newcomb, A. Rasmussen, M. Zaghloul","doi":"10.1109/ACSSC.1997.679082","DOIUrl":null,"url":null,"abstract":"A previous CMOS bilateral linear resistor is modified into two different configurations of floating resistors using the structure of a two-transistor CMOS bilateral linear resistor in the first configuration and two two-transistor CMOS bilateral linear resistors and current mirrors in the second configuration. Simulation results using parameters of MOSIS transistors are presented to verify the theory. These floating resistors can be used for coupling weights in VLSI neural-type cell arrays.","PeriodicalId":240431,"journal":{"name":"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"CMOS bilateral linear floating resistors for neural-type cell arrays\",\"authors\":\"L. Sellami, S.K. Singh, R. Newcomb, A. Rasmussen, M. Zaghloul\",\"doi\":\"10.1109/ACSSC.1997.679082\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A previous CMOS bilateral linear resistor is modified into two different configurations of floating resistors using the structure of a two-transistor CMOS bilateral linear resistor in the first configuration and two two-transistor CMOS bilateral linear resistors and current mirrors in the second configuration. Simulation results using parameters of MOSIS transistors are presented to verify the theory. These floating resistors can be used for coupling weights in VLSI neural-type cell arrays.\",\"PeriodicalId\":240431,\"journal\":{\"name\":\"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-11-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACSSC.1997.679082\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACSSC.1997.679082","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

利用第一种结构中的双晶体管CMOS双边线性电阻和第二种结构中的两个双晶体管CMOS双边线性电阻和电流镜的结构，将先前的CMOS双边线性电阻修改为两种不同配置的浮动电阻。利用MOSIS晶体管参数的仿真结果验证了该理论。这些浮动电阻器可用于VLSI神经型单元阵列中的耦合权重。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

CMOS bilateral linear floating resistors for neural-type cell arrays

A previous CMOS bilateral linear resistor is modified into two different configurations of floating resistors using the structure of a two-transistor CMOS bilateral linear resistor in the first configuration and two two-transistor CMOS bilateral linear resistors and current mirrors in the second configuration. Simulation results using parameters of MOSIS transistors are presented to verify the theory. These floating resistors can be used for coupling weights in VLSI neural-type cell arrays.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)

自引率

0.00%

发文量