一种用于女性排卵监测平台的多轴读出电路

Hsin-Yi Yu, Kelvin Yi-Tse Lai, Hsie-Chia Chang, Chen-Yi Lee
{"title":"一种用于女性排卵监测平台的多轴读出电路","authors":"Hsin-Yi Yu, Kelvin Yi-Tse Lai, Hsie-Chia Chang, Chen-Yi Lee","doi":"10.1109/VLSI-DAT.2016.7482544","DOIUrl":null,"url":null,"abstract":"In this paper, an energy-efficient monitor, including three capacitive and two resistive readout circuits with hardware-sharing architecture, is presented for female ovulation. The proposed design is featuring two calibration modules: one decreases the initial offset by capacitor array, and the other reduces P-V-T variations by taking proportion between sensing and ruler results. After implemented in UMC 0.18μm CMOS-MEMS technology, the post-layout simulation results show that our circuit consumes 30μW and 49μW in 0.8ms conversion time under 1.8V supplied voltage for 1-axis and 3-axis. The capacitive resolution is around 0.1fF and the sensing range of die-temperature is 0~100°C with 0.05°C resolution.","PeriodicalId":380961,"journal":{"name":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A multi-axis readout circuit using in female ovulation monitoring platform\",\"authors\":\"Hsin-Yi Yu, Kelvin Yi-Tse Lai, Hsie-Chia Chang, Chen-Yi Lee\",\"doi\":\"10.1109/VLSI-DAT.2016.7482544\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an energy-efficient monitor, including three capacitive and two resistive readout circuits with hardware-sharing architecture, is presented for female ovulation. The proposed design is featuring two calibration modules: one decreases the initial offset by capacitor array, and the other reduces P-V-T variations by taking proportion between sensing and ruler results. After implemented in UMC 0.18μm CMOS-MEMS technology, the post-layout simulation results show that our circuit consumes 30μW and 49μW in 0.8ms conversion time under 1.8V supplied voltage for 1-axis and 3-axis. The capacitive resolution is around 0.1fF and the sensing range of die-temperature is 0~100°C with 0.05°C resolution.\",\"PeriodicalId\":380961,\"journal\":{\"name\":\"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2016.7482544\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2016.7482544","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种具有硬件共享结构的女性排卵节能监测仪,该监测仪包括三个电容读出电路和两个电阻读出电路。所提出的设计具有两个校准模块:一个通过电容器阵列减少初始偏移,另一个通过在传感和标尺结果之间占比例来减少P-V-T变化。在UMC 0.18μm CMOS-MEMS技术上实现后,布局后仿真结果表明,在1.8V电源电压下,1轴和3轴电路在0.8ms转换时间内功耗分别为30μW和49μW。电容分辨率约为0.1fF,模温传感范围为0~100℃,分辨率为0.05℃。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A multi-axis readout circuit using in female ovulation monitoring platform
In this paper, an energy-efficient monitor, including three capacitive and two resistive readout circuits with hardware-sharing architecture, is presented for female ovulation. The proposed design is featuring two calibration modules: one decreases the initial offset by capacitor array, and the other reduces P-V-T variations by taking proportion between sensing and ruler results. After implemented in UMC 0.18μm CMOS-MEMS technology, the post-layout simulation results show that our circuit consumes 30μW and 49μW in 0.8ms conversion time under 1.8V supplied voltage for 1-axis and 3-axis. The capacitive resolution is around 0.1fF and the sensing range of die-temperature is 0~100°C with 0.05°C resolution.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信