撤回通知:基于细粒度控制的超精密FPU集成方法

Qingyu Chen, Longsheng Wu
{"title":"撤回通知:基于细粒度控制的超精密FPU集成方法","authors":"Qingyu Chen, Longsheng Wu","doi":"10.2174/1874444301810010041","DOIUrl":null,"url":null,"abstract":"In general, the FPU and processor are decoupled in the method for FPU integration, in which the communication between them requires software intervention and ultra-precision FPU is unsupported. To avoid this problem, a method based on fine-grained control for integration of FPU into the RISC processor is proposed in this paper. In terms of operand width of floating-point instructions, the method divides floating instructions into three categories: S, D and U, and further subdivides the execution status of S, D and U. Then, it regards the execution status as basic granularity to generate the FPU control information and moves the control information needed by destination operands to the next pipeline stage. Finally, segmentation of destination operands is achieved in different pipeline stages and the destination operand is written to register file after segmentation with the pipeline. An 80-bit FPU is embedded into a SPARC V8 processor based on the proposed method. The results of implementation and verification show that the critical path of floating instructions decreases by 37.3%, hardware consumption reduces by 16.9% and the floating-point calculation efficiency increases 1.7 times. The proposed method can be used to apply the ultra-precision FPU embedded into the RISC processor, and to make an efficient collaborative computing between them at low hardware overheads.","PeriodicalId":153592,"journal":{"name":"The Open Automation and Control Systems Journal","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Retraction Notice: Method for Ultra-precision FPU Integration based on Fine-Grained\\nControl\",\"authors\":\"Qingyu Chen, Longsheng Wu\",\"doi\":\"10.2174/1874444301810010041\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In general, the FPU and processor are decoupled in the method for FPU integration, in which the communication between them requires software intervention and ultra-precision FPU is unsupported. To avoid this problem, a method based on fine-grained control for integration of FPU into the RISC processor is proposed in this paper. In terms of operand width of floating-point instructions, the method divides floating instructions into three categories: S, D and U, and further subdivides the execution status of S, D and U. Then, it regards the execution status as basic granularity to generate the FPU control information and moves the control information needed by destination operands to the next pipeline stage. Finally, segmentation of destination operands is achieved in different pipeline stages and the destination operand is written to register file after segmentation with the pipeline. An 80-bit FPU is embedded into a SPARC V8 processor based on the proposed method. The results of implementation and verification show that the critical path of floating instructions decreases by 37.3%, hardware consumption reduces by 16.9% and the floating-point calculation efficiency increases 1.7 times. The proposed method can be used to apply the ultra-precision FPU embedded into the RISC processor, and to make an efficient collaborative computing between them at low hardware overheads.\",\"PeriodicalId\":153592,\"journal\":{\"name\":\"The Open Automation and Control Systems Journal\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The Open Automation and Control Systems Journal\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.2174/1874444301810010041\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The Open Automation and Control Systems Journal","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.2174/1874444301810010041","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

一般来说,FPU集成方法是将FPU与处理器解耦,需要软件干预,不支持超精密FPU。为了避免这一问题,本文提出了一种基于细粒度控制的FPU集成到RISC处理器中的方法。在浮点指令的操作数宽度方面,该方法将浮点指令分为S、D、U三类,并进一步细分S、D、U的执行状态,以执行状态为基本粒度生成FPU控制信息,并将目标操作数所需的控制信息移动到下一个流水线阶段。最后,在不同的流水线阶段实现目标操作数的分段,并在经过流水线分段后将目标操作数写入到注册文件中。基于该方法,在SPARC V8处理器中嵌入了一个80位的FPU。实现和验证结果表明,该算法使浮点指令的关键路径缩短了37.3%,硬件消耗减少了16.9%,浮点运算效率提高了1.7倍。该方法可将超精密FPU嵌入到RISC处理器中,在低硬件开销下实现它们之间的高效协同计算。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Retraction Notice: Method for Ultra-precision FPU Integration based on Fine-Grained Control
In general, the FPU and processor are decoupled in the method for FPU integration, in which the communication between them requires software intervention and ultra-precision FPU is unsupported. To avoid this problem, a method based on fine-grained control for integration of FPU into the RISC processor is proposed in this paper. In terms of operand width of floating-point instructions, the method divides floating instructions into three categories: S, D and U, and further subdivides the execution status of S, D and U. Then, it regards the execution status as basic granularity to generate the FPU control information and moves the control information needed by destination operands to the next pipeline stage. Finally, segmentation of destination operands is achieved in different pipeline stages and the destination operand is written to register file after segmentation with the pipeline. An 80-bit FPU is embedded into a SPARC V8 processor based on the proposed method. The results of implementation and verification show that the critical path of floating instructions decreases by 37.3%, hardware consumption reduces by 16.9% and the floating-point calculation efficiency increases 1.7 times. The proposed method can be used to apply the ultra-precision FPU embedded into the RISC processor, and to make an efficient collaborative computing between them at low hardware overheads.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信