A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis
{"title":"减轻FinFET逻辑门软错误的电路级强化技术","authors":"A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis","doi":"10.1109/radecs47380.2019.9745706","DOIUrl":null,"url":null,"abstract":"Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.","PeriodicalId":269018,"journal":{"name":"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates\",\"authors\":\"A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis\",\"doi\":\"10.1109/radecs47380.2019.9745706\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.\",\"PeriodicalId\":269018,\"journal\":{\"name\":\"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/radecs47380.2019.9745706\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/radecs47380.2019.9745706","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates
Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.