减轻FinFET逻辑门软错误的电路级强化技术

A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis
{"title":"减轻FinFET逻辑门软错误的电路级强化技术","authors":"A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis","doi":"10.1109/radecs47380.2019.9745706","DOIUrl":null,"url":null,"abstract":"Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.","PeriodicalId":269018,"journal":{"name":"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates\",\"authors\":\"A. Zimpeck, Laurent Artola, G. Hubert, C. Meinhardt, F. Kastensmidt, Ricardo Reis\",\"doi\":\"10.1109/radecs47380.2019.9745706\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.\",\"PeriodicalId\":269018,\"journal\":{\"name\":\"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/radecs47380.2019.9745706\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/radecs47380.2019.9745706","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

为了降低用finfet设计的电路的软误差易感性,探讨了晶体管的重新排序和去耦单元的插入。这项工作表明,使用各自的方法,鲁棒性提高了37%和10%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates
Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信