字行架构用于稳定可靠的64Mb DRAM

{"title":"字行架构用于稳定可靠的64Mb DRAM","authors":"D. Takashima, Y. Oowaki, R. Ogiwara, Y. Watanabe, K. Tsuchida, M. Ohta, H. Nakano, S. Watanabe, K. Ohuchi","doi":"10.1109/VLSIC.1991.760076","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":319036,"journal":{"name":"1991 Symposium on VLSI Circuits","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Word-line Architecture For Constant Reliability 64Mb DRAM\",\"authors\":\"D. Takashima, Y. Oowaki, R. Ogiwara, Y. Watanabe, K. Tsuchida, M. Ohta, H. Nakano, S. Watanabe, K. Ohuchi\",\"doi\":\"10.1109/VLSIC.1991.760076\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":319036,\"journal\":{\"name\":\"1991 Symposium on VLSI Circuits\",\"volume\":\"58 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-05-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1991 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1991.760076\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1991 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1991.760076","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}