基于Linux的Zynq SoC上IMU导航滤波器软硬件协同设计与实现

R. Yeniceri, Yakup Hüner
{"title":"基于Linux的Zynq SoC上IMU导航滤波器软硬件协同设计与实现","authors":"R. Yeniceri, Yakup Hüner","doi":"10.1109/ICEEE49618.2020.9102597","DOIUrl":null,"url":null,"abstract":"In this paper, a complementary filter for pitch and roll angle estimation based on linear acceleration and angular rate is designed and implemented on a Xilinx Zynq System on Chip (SoC) device. The filter is partitioned into two parts as hardware (HW) and software (SW) as a result of the communication performance analysis of Advanced eXtensible Interface (AXI) bus for a parallel interface in the Programmable Logic (PL) part of the SoC. PetaLinux operates on the Processing System (PS) part of the SoC and runs a C application. PL performs the HW abstraction by transforming serial inputs/outputs with noise rejection filters into memory mapped variables. Real-time test results and SoC utilization results are reported.","PeriodicalId":131382,"journal":{"name":"2020 7th International Conference on Electrical and Electronics Engineering (ICEEE)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"HW/SW Codesign and Implementation of an IMU Navigation Filter on Zynq SoC with Linux\",\"authors\":\"R. Yeniceri, Yakup Hüner\",\"doi\":\"10.1109/ICEEE49618.2020.9102597\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a complementary filter for pitch and roll angle estimation based on linear acceleration and angular rate is designed and implemented on a Xilinx Zynq System on Chip (SoC) device. The filter is partitioned into two parts as hardware (HW) and software (SW) as a result of the communication performance analysis of Advanced eXtensible Interface (AXI) bus for a parallel interface in the Programmable Logic (PL) part of the SoC. PetaLinux operates on the Processing System (PS) part of the SoC and runs a C application. PL performs the HW abstraction by transforming serial inputs/outputs with noise rejection filters into memory mapped variables. Real-time test results and SoC utilization results are reported.\",\"PeriodicalId\":131382,\"journal\":{\"name\":\"2020 7th International Conference on Electrical and Electronics Engineering (ICEEE)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 7th International Conference on Electrical and Electronics Engineering (ICEEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEEE49618.2020.9102597\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 7th International Conference on Electrical and Electronics Engineering (ICEEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEEE49618.2020.9102597","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文在Xilinx Zynq芯片上设计并实现了一种基于线性加速度和角速率的俯仰和滚转角估计互补滤波器。该滤波器分为硬件(HW)和软件(SW)两部分,作为对SoC可编程逻辑(PL)部分并行接口的高级可扩展接口(AXI)总线的通信性能分析的结果。PetaLinux在SoC的处理系统(PS)部分上运行,并运行C应用程序。PL通过将带有噪声抑制滤波器的串行输入/输出转换为内存映射变量来执行硬件抽象。实时测试结果和SoC利用率结果报告。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
HW/SW Codesign and Implementation of an IMU Navigation Filter on Zynq SoC with Linux
In this paper, a complementary filter for pitch and roll angle estimation based on linear acceleration and angular rate is designed and implemented on a Xilinx Zynq System on Chip (SoC) device. The filter is partitioned into two parts as hardware (HW) and software (SW) as a result of the communication performance analysis of Advanced eXtensible Interface (AXI) bus for a parallel interface in the Programmable Logic (PL) part of the SoC. PetaLinux operates on the Processing System (PS) part of the SoC and runs a C application. PL performs the HW abstraction by transforming serial inputs/outputs with noise rejection filters into memory mapped variables. Real-time test results and SoC utilization results are reported.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信