绝缘体上硅mosfet中发射极效率对单晶体管锁存的影响

L. Mcdaid, S. Hall, W. Eccleston, P. Watkinson, J. Alderman
{"title":"绝缘体上硅mosfet中发射极效率对单晶体管锁存的影响","authors":"L. Mcdaid, S. Hall, W. Eccleston, P. Watkinson, J. Alderman","doi":"10.1109/SOSSOI.1990.145751","DOIUrl":null,"url":null,"abstract":"It is demonstrated that a significant improvement in the breakdown voltage of an SOI (silicon-on-insulator) MOSFET can be achieved by stress-induced damage to the source/body junction. The damage serves to degrade the injection efficiency of this junction and thus suppresses the parasitic lateral bipolar associated with source/body/drain. The experiment indicates the usefulness of source engineering to the latch problem.<<ETX>>","PeriodicalId":344373,"journal":{"name":"1990 IEEE SOS/SOI Technology Conference. Proceedings","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"The influence of emitter efficiency on single transistor latch in silicon-on-insulator MOSFETs\",\"authors\":\"L. Mcdaid, S. Hall, W. Eccleston, P. Watkinson, J. Alderman\",\"doi\":\"10.1109/SOSSOI.1990.145751\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"It is demonstrated that a significant improvement in the breakdown voltage of an SOI (silicon-on-insulator) MOSFET can be achieved by stress-induced damage to the source/body junction. The damage serves to degrade the injection efficiency of this junction and thus suppresses the parasitic lateral bipolar associated with source/body/drain. The experiment indicates the usefulness of source engineering to the latch problem.<<ETX>>\",\"PeriodicalId\":344373,\"journal\":{\"name\":\"1990 IEEE SOS/SOI Technology Conference. Proceedings\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1990 IEEE SOS/SOI Technology Conference. Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOSSOI.1990.145751\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1990 IEEE SOS/SOI Technology Conference. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOSSOI.1990.145751","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

研究表明,通过对源/体结的应力诱导损伤,可以显著提高SOI(绝缘体上硅)MOSFET的击穿电压。这种损伤降低了该结的注入效率,从而抑制了与源/体/漏相关的寄生侧双极。实验表明了源工程对锁存问题的有效性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The influence of emitter efficiency on single transistor latch in silicon-on-insulator MOSFETs
It is demonstrated that a significant improvement in the breakdown voltage of an SOI (silicon-on-insulator) MOSFET can be achieved by stress-induced damage to the source/body junction. The damage serves to degrade the injection efficiency of this junction and thus suppresses the parasitic lateral bipolar associated with source/body/drain. The experiment indicates the usefulness of source engineering to the latch problem.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信