生物医学用低噪声低功率放大器的设计

Rasoul Pakdel, H. F. Baghtash
{"title":"生物医学用低噪声低功率放大器的设计","authors":"Rasoul Pakdel, H. F. Baghtash","doi":"10.1109/ICBME.2018.8703557","DOIUrl":null,"url":null,"abstract":"In this paper an ultra-low power two-stage amplifier for EEG signal amplifying is presented. A BulkDriven Folded Cascode structure is used. To reduce the flicker noise, PMOS input transistors with large gate areas and operating in sub-threshold region are used. The circuit is designed and simulated using the 0.18µm process, in the Analog Design Environment of Cadence Virtuoso. The performance of the circuit is studied at all process corners, namely TT, FF, FS and SF, along with Monte Carlo analysis. The amplifier achieving an open loop dc gain of 83.58dB, 7.7pV2/Hz input referred noise at 10Hz and power consumption of 0.351µW with 0.5V supply voltage and 35nA current source.","PeriodicalId":338286,"journal":{"name":"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of a Low Noise Low Power Amplifier for Biomedical Applications\",\"authors\":\"Rasoul Pakdel, H. F. Baghtash\",\"doi\":\"10.1109/ICBME.2018.8703557\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper an ultra-low power two-stage amplifier for EEG signal amplifying is presented. A BulkDriven Folded Cascode structure is used. To reduce the flicker noise, PMOS input transistors with large gate areas and operating in sub-threshold region are used. The circuit is designed and simulated using the 0.18µm process, in the Analog Design Environment of Cadence Virtuoso. The performance of the circuit is studied at all process corners, namely TT, FF, FS and SF, along with Monte Carlo analysis. The amplifier achieving an open loop dc gain of 83.58dB, 7.7pV2/Hz input referred noise at 10Hz and power consumption of 0.351µW with 0.5V supply voltage and 35nA current source.\",\"PeriodicalId\":338286,\"journal\":{\"name\":\"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICBME.2018.8703557\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICBME.2018.8703557","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

介绍了一种用于脑电图信号放大的超低功耗两级放大器。使用了BulkDriven折叠级联结构。为了降低闪烁噪声,采用了工作在亚阈值区域的大栅极面积PMOS输入晶体管。在Cadence Virtuoso的模拟设计环境中,采用0.18µm工艺对电路进行了设计和仿真。研究了电路在TT、FF、FS和SF各个工艺角的性能,并进行了蒙特卡罗分析。该放大器的开环直流增益为83.58dB, 10Hz时输入参考噪声为7.7pV2/Hz,电源电压为0.5V,电流源为35nA,功耗为0.351µW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of a Low Noise Low Power Amplifier for Biomedical Applications
In this paper an ultra-low power two-stage amplifier for EEG signal amplifying is presented. A BulkDriven Folded Cascode structure is used. To reduce the flicker noise, PMOS input transistors with large gate areas and operating in sub-threshold region are used. The circuit is designed and simulated using the 0.18µm process, in the Analog Design Environment of Cadence Virtuoso. The performance of the circuit is studied at all process corners, namely TT, FF, FS and SF, along with Monte Carlo analysis. The amplifier achieving an open loop dc gain of 83.58dB, 7.7pV2/Hz input referred noise at 10Hz and power consumption of 0.351µW with 0.5V supply voltage and 35nA current source.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信