基于fpga的可编程数字锁相环，具有很高的频率分辨率

2011 18th IEEE International Conference on Electronics, Circuits, and Systems Pub Date : 2011-12-01 DOI:10.1109/ICECS.2011.6122290

J. Bouloc, L. Nony, C. Loppacher, W. Rahajandraibe, F. Bocquet, Lakhdar Zaïd

{"title":"基于fpga的可编程数字锁相环，具有很高的频率分辨率","authors":"J. Bouloc, L. Nony, C. Loppacher, W. Rahajandraibe, F. Bocquet, Lakhdar Zaïd","doi":"10.1109/ICECS.2011.6122290","DOIUrl":null,"url":null,"abstract":"A FPGA-based tunable all-digital control system featuring high resolution all-digital PLL is presented. The whole system has been designed under Simulink environment and synthesized with QuartusII. The system can achieve very high frequency resolution (0.1Hz) within a frequency range of 20kHz to 60MHz.","PeriodicalId":251525,"journal":{"name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"FPGA-based programmable digital PLL with very high frequency resolution\",\"authors\":\"J. Bouloc, L. Nony, C. Loppacher, W. Rahajandraibe, F. Bocquet, Lakhdar Zaïd\",\"doi\":\"10.1109/ICECS.2011.6122290\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A FPGA-based tunable all-digital control system featuring high resolution all-digital PLL is presented. The whole system has been designed under Simulink environment and synthesized with QuartusII. The system can achieve very high frequency resolution (0.1Hz) within a frequency range of 20kHz to 60MHz.\",\"PeriodicalId\":251525,\"journal\":{\"name\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2011.6122290\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2011.6122290","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

提出了一种基于fpga的高分辨率全数字锁相环可调全数字控制系统。整个系统在Simulink环境下进行了设计，并使用QuartusII进行了综合。该系统可以在20kHz至60MHz的频率范围内实现非常高的频率分辨率(0.1Hz)。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

FPGA-based programmable digital PLL with very high frequency resolution

A FPGA-based tunable all-digital control system featuring high resolution all-digital PLL is presented. The whole system has been designed under Simulink environment and synthesized with QuartusII. The system can achieve very high frequency resolution (0.1Hz) within a frequency range of 20kHz to 60MHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 18th IEEE International Conference on Electronics, Circuits, and Systems

自引率

0.00%

发文量