Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard
{"title":"数字PWM控制器用于高频小功率DC-DC开关电源","authors":"Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard","doi":"10.1109/IPEMC.2009.5157592","DOIUrl":null,"url":null,"abstract":"This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.","PeriodicalId":375971,"journal":{"name":"2009 IEEE 6th International Power Electronics and Motion Control Conference","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"41","resultStr":"{\"title\":\"Digital PWM controller for high-frequency low-power DC-DC switching mode power supply\",\"authors\":\"Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard\",\"doi\":\"10.1109/IPEMC.2009.5157592\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.\",\"PeriodicalId\":375971,\"journal\":{\"name\":\"2009 IEEE 6th International Power Electronics and Motion Control Conference\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"41\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE 6th International Power Electronics and Motion Control Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPEMC.2009.5157592\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE 6th International Power Electronics and Motion Control Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPEMC.2009.5157592","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Digital PWM controller for high-frequency low-power DC-DC switching mode power supply
This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.