数字PWM控制器用于高频小功率DC-DC开关电源

Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard
{"title":"数字PWM控制器用于高频小功率DC-DC开关电源","authors":"Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard","doi":"10.1109/IPEMC.2009.5157592","DOIUrl":null,"url":null,"abstract":"This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.","PeriodicalId":375971,"journal":{"name":"2009 IEEE 6th International Power Electronics and Motion Control Conference","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"41","resultStr":"{\"title\":\"Digital PWM controller for high-frequency low-power DC-DC switching mode power supply\",\"authors\":\"Shuibao Guo, Yanxia Gao, Yanping Xu, X. Lin-Shi, B. Allard\",\"doi\":\"10.1109/IPEMC.2009.5157592\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.\",\"PeriodicalId\":375971,\"journal\":{\"name\":\"2009 IEEE 6th International Power Electronics and Motion Control Conference\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"41\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE 6th International Power Electronics and Motion Control Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPEMC.2009.5157592\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE 6th International Power Electronics and Motion Control Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPEMC.2009.5157592","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 41

摘要

本文提出了一种用于高频低功率DC-DC开关电源(SMPS)的完全可合成数字控制器。数字控制器的关键模块是混合数字脉宽调制器(DPWM),它利用FPGA资源中可用的数字时钟管理器(DCM)相移特性,并将反比较器与多位Delta-Sigma (Δ-Σ)多级噪声整形(MASH)调制器相结合。采用FPGA在高频低功耗离散同步降压变换器上进行了实验验证,该数字控制器包括所提出的Δ-Σ DPWM和数字PID算法。恒定开关频率高达4MHz的实验结果验证了所提数字控制器的功能。此外,数字控制器在0.35µm标准CMOS中实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Digital PWM controller for high-frequency low-power DC-DC switching mode power supply
This paper presents a fully synthesizable digital controller for high-frequency low-power DC-DC switching mode power supply (SMPS). Key module of the digital controller is a Hybrid digital pulse-width modulator (DPWM), which takes advantage of Digital Clock Manager (DCM) phase-shift characteristics available in FPGA resource and combines a counter-comparator with multi-bit Delta-Sigma (Δ-Σ) Multi-stAge-noise-SHaping (MASH) modulator. A digital controller which includes the proposed Hybrid Δ-Σ DPWM and a digital PID algorithm is experimentally verified using an FPGA on a high-frequency low-power discrete synchronous buck converter. Experimental results with constant switching frequency up to 4MHz validate the functionality of the proposed digital controller. In addition, the digital controller is implemented in a 0.35 µm standard CMOS.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信