f波段频率八倍器采用0.13 μm SiGe:C BiCMOS,输出功率为2mw

V. Valenta, S. Yuan, A. Trasser, H. Schumacher
{"title":"f波段频率八倍器采用0.13 μm SiGe:C BiCMOS,输出功率为2mw","authors":"V. Valenta, S. Yuan, A. Trasser, H. Schumacher","doi":"10.1109/MWSYM.2013.6697541","DOIUrl":null,"url":null,"abstract":"This paper presents design, implementation and measurement results of a high performance F-band frequency octupler (multiplier by eight) implemented in a 0.13-μm SiGe:C BiCMOS process. The multiplier cascades three Gilbert squarers with tuned loads. The realized chip incorporates an active balun together with a Limiting Amplifier (LA) at the input of the multiplier and a 140 GHz differential Power Amplifier (PA) designed to improve output balance. Full operational bandwidth of 20 GHz and maximum output power of 3 dBm is achieved for input power as low as -23 dBm while consuming 178 mW of DC power. The output power can be adjusted from -5 to 3 dBm. Suppression of undesired harmonic tones within the covered band is also adjustable and can be better than 25 dB. To the best of authors' knowledge, this is the first demonstration of this approach applied in this frequency range.","PeriodicalId":128968,"journal":{"name":"2013 IEEE MTT-S International Microwave Symposium Digest (MTT)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"F-band frequency octupler in 0.13-μm SiGe:C BiCMOS with 2 mW output power\",\"authors\":\"V. Valenta, S. Yuan, A. Trasser, H. Schumacher\",\"doi\":\"10.1109/MWSYM.2013.6697541\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents design, implementation and measurement results of a high performance F-band frequency octupler (multiplier by eight) implemented in a 0.13-μm SiGe:C BiCMOS process. The multiplier cascades three Gilbert squarers with tuned loads. The realized chip incorporates an active balun together with a Limiting Amplifier (LA) at the input of the multiplier and a 140 GHz differential Power Amplifier (PA) designed to improve output balance. Full operational bandwidth of 20 GHz and maximum output power of 3 dBm is achieved for input power as low as -23 dBm while consuming 178 mW of DC power. The output power can be adjusted from -5 to 3 dBm. Suppression of undesired harmonic tones within the covered band is also adjustable and can be better than 25 dB. To the best of authors' knowledge, this is the first demonstration of this approach applied in this frequency range.\",\"PeriodicalId\":128968,\"journal\":{\"name\":\"2013 IEEE MTT-S International Microwave Symposium Digest (MTT)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE MTT-S International Microwave Symposium Digest (MTT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSYM.2013.6697541\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE MTT-S International Microwave Symposium Digest (MTT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2013.6697541","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

本文介绍了一种采用0.13 μm SiGe:C BiCMOS工艺实现的高性能f波段八倍频器的设计、实现和测量结果。乘法器级联三个吉尔伯特平方与调谐负载。所实现的芯片包括一个有源平衡器,在乘法器的输入端有一个限制放大器(LA)和一个140 GHz差分功率放大器(PA),用于改善输出平衡。在输入功率低至-23 dBm的情况下,可实现20 GHz的全工作带宽和3 dBm的最大输出功率,同时消耗178 mW的直流功率。输出功率可在-5 ~ 3dbm范围内调节。在覆盖的频带内抑制不需要的谐波音调也是可调的,并且可以优于25 dB。据作者所知,这是该方法在该频率范围内应用的第一次演示。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
F-band frequency octupler in 0.13-μm SiGe:C BiCMOS with 2 mW output power
This paper presents design, implementation and measurement results of a high performance F-band frequency octupler (multiplier by eight) implemented in a 0.13-μm SiGe:C BiCMOS process. The multiplier cascades three Gilbert squarers with tuned loads. The realized chip incorporates an active balun together with a Limiting Amplifier (LA) at the input of the multiplier and a 140 GHz differential Power Amplifier (PA) designed to improve output balance. Full operational bandwidth of 20 GHz and maximum output power of 3 dBm is achieved for input power as low as -23 dBm while consuming 178 mW of DC power. The output power can be adjusted from -5 to 3 dBm. Suppression of undesired harmonic tones within the covered band is also adjustable and can be better than 25 dB. To the best of authors' knowledge, this is the first demonstration of this approach applied in this frequency range.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信